Eaton EDR-5000 Nstallation, Operation And Maintenance Manual page 360

Name
Logic.LE3.Timer Out
Logic.LE3.Out
Logic.LE3.Out inverted
Logic.LE4.Gate Out
Logic.LE4.Timer Out
Logic.LE4.Out
Logic.LE4.Out inverted
Logic.LE5.Gate Out
Logic.LE5.Timer Out
Logic.LE5.Out
Logic.LE5.Out inverted
Logic.LE6.Gate Out
Logic.LE6.Timer Out
Logic.LE6.Out
Logic.LE6.Out inverted
Logic.LE7.Gate Out
Logic.LE7.Timer Out
Logic.LE7.Out
Logic.LE7.Out inverted
Logic.LE8.Gate Out
Logic.LE8.Timer Out
Logic.LE8.Out
Logic.LE8.Out inverted
Logic.LE9.Gate Out
Logic.LE9.Timer Out
Logic.LE9.Out
Logic.LE9.Out inverted
Logic.LE10.Gate Out
Logic.LE10.Timer Out
Logic.LE10.Out
Logic.LE10.Out inverted
Logic.LE11.Gate Out
Logic.LE11.Timer Out
Logic.LE11.Out
Logic.LE11.Out inverted
Logic.LE12.Gate Out
Logic.LE12.Timer Out
Description
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
www.eaton.com
EDR-5000 IM02602007E
360