Eaton EDR-5000 Nstallation, Operation And Maintenance Manual page 448

Logic.LE33.Out
Logic.LE33.Out inverted
Logic.LE34.Gate Out
Logic.LE34.Timer Out
Logic.LE34.Out
Logic.LE34.Out inverted
Logic.LE35.Gate Out
Logic.LE35.Timer Out
Logic.LE35.Out
Logic.LE35.Out inverted
Logic.LE36.Gate Out
Logic.LE36.Timer Out
Logic.LE36.Out
Logic.LE36.Out inverted
Logic.LE37.Gate Out
Logic.LE37.Timer Out
Logic.LE37.Out
Logic.LE37.Out inverted
Logic.LE38.Gate Out
Logic.LE38.Timer Out
Logic.LE38.Out
Logic.LE38.Out inverted
Logic.LE39.Gate Out
Logic.LE39.Timer Out
Logic.LE39.Out
Logic.LE39.Out inverted
Logic.LE40.Gate Out
Logic.LE40.Timer Out
Logic.LE40.Out
Logic.LE40.Out inverted
Logic.LE41.Gate Out
Logic.LE41.Timer Out
Logic.LE41.Out
Logic.LE41.Out inverted
Logic.LE42.Gate Out
Logic.LE42.Timer Out
Logic.LE42.Out
Logic.LE42.Out inverted
EDR-5000
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
www.eaton.com
IM02602007E
448