NEC express5800 A2010b User Manual page 195

Hide thumbs Also See for express5800 A2010b:
Table of Contents

Advertisement

Chapter 2 Preparations
Memory Riser #1
There is no restriction specific to this feature.
*1 Performance is measured when DIMM works at the same memory clock speed in Independent mode and
LockStep mode. There is a case that supported clock speed in LockStep mode is higher than in Independent
mode in this server. Confirm the clock speed according to Chapter 2 (1.14.2 Memory Clock).
(2)
Independent + Rank Sparing
In Independent + Rank Sparing mode, spare ranks are added to Independent mode. If the indication of failure is
detected in running rank, replace the data by copying it onto spare rank on the same channel to continue
processing.
RAS feature is higher than Independent mode, however, the memory capacity available for OS is reduced by
the amount of memory used for spare rank from the installed memory.
Memory Riser #1
Running
system
Standby
(spare rank)
DIMM #1
DIMM #3
DIMM #2
DIMM #5
DIMM #7
DIMM #6
CH2
CH0
CH1
Memory Buffer #1
Memory Buffer #2
SMI0
Memory Controller #1
Note
Use NE3302-H020F/H021F/H022F/H023F additional memory
board for Independent + Rank Sparing mode.
DIMM #1
DIMM #2
RANK0
RANK0
RANK1
RANK1
RANK2
RANK2
RANK3
RANK3
DIMM #5
DIMM #6
RANK0
RANK0
RANK1
RANK1
RANK2
RANK2
RANK3
RANK3
CH0
CH1
Memory Buffer #1
SMI0
Memory Controller #1
Express5800/A1040b, A2040b, A2020b, A2010b User's Guide
1. Installing / Removing Internal Options
DIMM #4
DIMM #8
CH3
Independently
works between
channels
SMI1
SMI2
Memory Controller #2
Processor
DIMM #3
DIMM #4
RANK0
RANK0
RANK1
RANK1
RANK2
RANK2
RANK3
RANK3
DIMM #7
DIMM #8
RANK0
RANK0
RANK1
RANK1
RANK2
RANK2
RANK3
RANK3
CH2
CH3
Memory Buffer #2
SMI1
Processor
SMI3
Running
system
Standby
(spare rank)
SMI2
SMI3
Memory Controller #2
195

Advertisement

Table of Contents
loading

This manual is also suitable for:

Express5800 a1040bExpress5800 a2020bExpress5800 a2040b

Table of Contents