Intel 80C188EC User Manual page 506

Hide thumbs Also See for 80C188EC:
Table of Contents

Advertisement

80C187 Math Coprocessor, 14-2–14-8
accessing, 14-10–14-11
arithmetic instructions, 14-3–14-4
bus cycles, 14-11
clocking, 14-10
code examples, 14-13–14-16
comparison instructions, 14-5
constant instructions, 14-6
data transfer instructions, 14-3
data types, 14-7–14-8
design considerations, 14-10–14-11
example floating point routine, 14-16
exceptions, 14-13
I/O port assignments, 14-10
initialization example, 14-13–14-16
instruction set, 14-2
interface, 14-7–14-13
and chip-selects, 6-14, 14-11
and PCB location, 4-7
exception trapping, 14-13
generating READY, 14-11
processor control instructions, 14-6
testing for presence, 14-10
transcendental instructions, 14-5
8259A Programmable Interrupt Controllers, 8-1–
8-51
and factory test modes, 8-26
architectural overview, 8-4–8-20
assigning lowest priority, 8-30–8-33
block diagram, 8-5
cascading, 8-14–8-18
and EOI commands, 8-17
and spurious interrupts, 8-18
configuring the master, 8-17
configuring the slave, 8-17
IR0 precautions, 8-17
connecting external devices, 8-44–8-47
executing EOI commands, 8-30–8-33
initializing, 8-21–8-29
sequence, 8-21–8-23
masking interrupts, 8-30–8-31
master, 8-1
master/slave connection, 8-14
programming, 8-20–8-35
sequence, 8-21–8-23
registers
addressing, 8-21
reading, 8-34
selecting Automatic EOI Mode, 8-26
selecting cascade mode, 8-24
selecting edge- or level-triggered interrupts,
8-24
selecting Poll Mode, 8-34–8-35
selecting Special Fully Nested Mode, 8-26–
8-29
selecting Special Mask Mode, 8-34–8-35
slave, 8-1
specifying base interrupt type, 8-25
specifying ICW4 requirement, 8-24
specifying slave connections, 8-26
specifying slave IDs, 8-26
See also Interrupt Control Unit
82C59A Programmable Interrupt Controller
interfacing with, 3-26–3-28, 8-44–8-47
timing constraints, 8-46–8-47
A
Address and data bus, 3-1–3-6
16-bit, 3-1–3-5
considerations, 3-7
8-bit, 3-5–3-6
considerations, 3-7
See also Bus cycles‚ Data transfers
Address bus, See Address and data bus
Address space, See Memory space‚ I/O space
Addressing modes, 2-27–2-36
and string instructions, 2-34
based, 2-30, 2-31, 2-32
based index, 2-34, 2-35
direct, 2-29
immediate operands, 2-28
indexed, 2-32, 2-33
indirect, 2-36
memory operands, 2-28
register indirect, 2-30, 2-31
register operands, 2-27
INDEX
Index-1

Advertisement

Table of Contents
loading

This manual is also suitable for:

80c186ec

Table of Contents