HP 1660E Series Service Manual page 79

Testing Performance
To test the single-clock. multiple-edge. state acquisition (logic analyzer)
Connect the HP 1662E/ES/EP or HP 1663E/ES/EP Logic Analyzer to the Pulse Generator
Testing
Combination
Connect to
HP 8133A
Channel
2 Output
Pod
I, channel 3
Pod 2, channel 3
Pod
3, channel 3
Pod 4, channel 3
Connect to
HP 8133A Channel
2 Output
Pod 1,
channel
3
Pod
2, channel 3
Pod
3, channel 3
Pod 4, channel 3
Connect to
HP 8133A Channel
1 Output
J-clock
3 Activate the data channels that are connected according to one of the previous
tables.
a Press the Format key.
b Select the field showing the channel assignments for one of the pods being tested.
Press the Clear entry key. Using the arrow keys, move the selector to the data
channels to be tested, then press the Select key. An asterisk means that a channel
is
turned on. When all the correct channels of the pod are turned on, press the Done
key. Follow this step for the remaining pods.
(
An~I\l:er
)( Form"t W·,CHWE 1
J
Lab5
Lab,
3-53