HP 1660E Series Service Manual page 222

Theory of Operation
System Tests (System PVj
Perform Test All
Selecting Perform Test All will initiate all of the previous functional verification tests in the
order they are listed. The failure of any or all of the tests will be reported in the test menu
field of each of the tests. The Perform All Test will not initiate the Front Panel Test or the
Display Test.
Front Panel Test
A mock-up of the logic analyzer front panel is displayed on the CRT when the Front Panel
Test is initiated. The operator then pushes each front panel button and turns the RPG (rotary
pulse generator) knob to toggle the corresponding fields from light to dark on the front panel
mock-up. Successively pushing any front panel key will cause the corresponding field to
toggle back and forth between light and dark. An exception is the Done key. Pressing the
Done key a second time will cause an exit of this test.
The Front Panel Test passes when all olthe key fields in the front panel mock-up on the CRT
can be toggled by pressing the corresponding front panel key, and the two RPG fields can be
toggled by turning the knob. The Front Panel Test is not called when Perform Test All is
selected.
Display Test
When initiated, the display test will cause three test screens to be displayed sequentially. The
first test screens is a test pattern used to align the CRT. The second two screens verify
correct operation of the color palette by displaying first a full bright screen and then a half
bright screen.
The pass or fail status of the display test is determined by the operator. The Display Test
passes when all three test screens are displayed according to chapter 4, "Calibrating and
Adjusting." The display test is not used when Perform Test All is selected.
LAN Test
The LAN test verifies the functionality of the LAN circuitry on the logic analyzer CPU board.
When you run the LAN Test, the test menu reports a status number. The following figure
shows the bit positions of the hexadecimal status reporting word.
A "1" in a bit position signifies that the bit is set and the test failed.
A "0" in a bit position signifies that the bit is not set and the test passed.
[5]llJ!5Ji5J
~~BII
M'jfZ[HTI
[TTrJ I [ [ [
I [- [T1101
POSl!lOllS
~
Nol
USl'd
16:)OOI~O:>
Status Reporting Message
8-18