HP 1660E Series Service Manual page 171

Logic analyzers
Table of Contents

Advertisement

Troubleshooting
To testthe logic analyzer probe cables
7 Using four 6-by-2 test connectors, four BNC Couplers, and four SMA (m) - BNC (f)
Adapters, connect the logic analyzer to the pulse generator channel outputs. To
make the test connectors, see chapter 3, "Testing Performance."
a Connect the even-numbered channels of the lower byte of the pod under test to the
pulse generator channell Output and J-clock.
b Connect the odd-numbered channels of the lower byte of the pod under test to the
pulse generator channell Output.
c Connect the even-numbered channels of the upper byte of the pod under test and the
clock channel to the pulse generator channel 2 Output.
d Connect the odd-numbered channels of the upper byte of the pod under test to the
pulse generator channel 2 Output.
8 On the logic analyzer, press Run. The display should look similar to the figure below.
L~n~l)
LobI
D~$e}
8lnar~
(1101010101010101
1010 10 1010 1(, 10 10
(1101010101010101
1010 lO 1010 10 10 10
010101010101010 I
1010 10 10 10 10 10 10
"
010101010101(1101
~
1010101010101010
6
0101010101010101
"
1010101010101010
Hi
0101010101010101
11
1010101010101010
12
0101010101010101
13
1010101010101010
14
0101010101010101
15
1010101010101010
9 If the display looks like the figure, then the cable passed the test.
If the display does not look similar to the figure, then there is a possible problem
with the cable or probe tip assembly. Causes for cable test failures include the
following:
• open channel
• channel shorted to a neighboring channel
• channel shorted to either ground or a supply voltage
Return to the troubleshooting flowchart.
5-35

Advertisement

Table of Contents
loading

This manual is also suitable for:

1660es series1660ep series

Table of Contents