HP 1660E Series Service Manual page 59

Logic analyzers
Table of Contents

Advertisement

Testing Performance
To testthe single-clock, single-edge, state acquisition (logic analyzer)
4 Select the clock to be tested.
a In the Master Clock menu, select the clock field to be tested, then select the clock
edge as indicated in the table. The
first
time through this test, use the top clock and
edge in the following table.
Clocks
Ji
Ki
Li
Mi
Ni
pi
b Connect the clock to be tested to the pulse generator channell output.
c Select Done to exit the Master Clock menu.
~(formJI
IlACHWE 1
)
Slale
A~qulS1lJOn
riMe
I ~
Full (h"""el/:l,
t1emOr\l/10MIH~~
110;ter CloCI
DUALS
Ol~
802~ 03~
8
04~
L
I
SetuplHola
I
3-33

Advertisement

Table of Contents
loading

This manual is also suitable for:

1660es series1660ep series

Table of Contents