M40E Routing Engine Architecture; Figure 35: Packet Forwarding Engine Components And Data Flow - Juniper M40E Hardware Manual

Related
Documentation

M40e Routing Engine Architecture

Copyright © 2010, Juniper Networks, Inc.
All manuals and user guides at all-guides.com
The Internet Processor II ASIC notifies the second Distributed Buffer Manager ASIC
6.
(on the SFM) of the forwarding decision, and the Distributed Buffer Manager ASIC
forwards the notification to the FPC that hosts the appropriate outbound interface.
The I/O Manager ASIC on the FPC reassembles data cells stored in shared memory
7.
into data packets as they are ready for transmission and passes them through the
Packet Director ASIC to the outbound PIC.
The outbound PIC transmits the data packets.
8.

Figure 35: Packet Forwarding Engine Components and Data Flow

M40e PCG LEDs on page 19
M40e Packet Forwarding Engine Clock Generators (PCGs) Description on page 18
Installing a PCG in an M40e Router on page 197
The Routing Engine runs Junos OS, which Juniper Networks has developed and optimized
to handle large numbers of network interfaces and routes. The software consists of a
set of system processes running in protected memory modules on top of an independent
operating system. The Junos kernel supports Junos system processes, which handle
system management processes, routing protocols, and control functions (see Figure 36
on page 62).
The Routing Engine has a dedicated 100-Mbps internal connection to the Packet
Forwarding Engine.
Chapter 4: M40e System Architecture Overview
61