Texas Instruments AFE79 Series Programming & User Manual page 1185

www.ti.com
2.16.562 Register A41h (offset = A41h) [reset = 2h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
OVR_SEL_INTPI_
1-1
TX_NCOSEL_1
OVR_INTPI_TX_N
0-0
COSEL_1
2.16.563 Register A44h (offset = A44h) [reset = 0h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
SEL_INTPI_TX_N
2-1
COSEL_2
POL_INTPI_TX_N
0-0
COSEL_2
2.16.564 Register A45h (offset = A45h) [reset = 2h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
OVR_SEL_INTPI_
1-1
TX_NCOSEL_2
OVR_INTPI_TX_N
0-0
COSEL_2
SBAU337 – May 2020
Submit Documentation Feedback
Figure 2-2825. Register A41h
5 4
Table 2-2841. Register A41 Field Descriptions
Type Reset
R/W 1h
R/W 0h
Figure 2-2826. Register A44h
5 4
Table 2-2842. Register A44 Field Descriptions
Type Reset
R/W 0h
R/W 0h
Figure 2-2827. Register A45h
5 4
Table 2-2843. Register A45 Field Descriptions
Type Reset
R/W 1h
R/W 0h
Copyright © 2020, Texas Instruments Incorporated
3 2
OVR_SEL_INT
PI_TX_NCOSE
Description
control to select whether the input function intpi_tx_ncosel_1
needs to be overriden ot not. 1 indicates override.
override value for ovr_sel_intpi_tx_ncosel_1 is made high
3 2
SEL_INTPI_TX_NCOSEL_2
R/W-0h
Description
select control for intpi_tx_ncosel_2. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_tx_ncosel_2. 0 indicates pass through
from GPIO when selected 1 indicates inverted signal
3 2
OVR_SEL_INT
PI_TX_NCOSE
Description
control to select whether the input function intpi_tx_ncosel_2
needs to be overriden ot not. 1 indicates override.
override value for ovr_sel_intpi_tx_ncosel_2 is made high
Serial Interface Register Maps
IO Wrap Register Map
1 0
OVR_INTPI_TX
_NCOSEL_1
L_1
R/W-1h R/W-0h
1 0
POL_INTPI_TX
_NCOSEL_2
R/W-0h
1 0
OVR_INTPI_TX
_NCOSEL_2
L_2
R/W-1h R/W-0h
1185