Texas Instruments AFE79 Series Programming & User Manual page 1157

Hide thumbs Also See for AFE79 Series:
Table of Contents

Advertisement

www.ti.com
2.16.479 Register 8ACh (offset = 8ACh) [reset = 0h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
SEL_INTPI_ADC_
2-1
SYNC_N_CD_0
POL_INTPI_ADC_
0-0
SYNC_N_CD_0
2.16.480 Register 8ADh (offset = 8ADh) [reset = 2h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
OVR_SEL_INTPI_
1-1
ADC_SYNC_N_CD
_0
OVR_INTPI_ADC_
0-0
SYNC_N_CD_0
2.16.481 Register 8B0h (offset = 8B0h) [reset = 0h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
SEL_INTPI_ADC_
2-1
SYNC_N_CD_1
POL_INTPI_ADC_
0-0
SYNC_N_CD_1
SBAU337 – May 2020
Submit Documentation Feedback
Figure 2-2742. Register 8ACh
5
4
Table 2-2758. Register 8AC Field Descriptions
Type
Reset
R/W
0h
R/W
0h
Figure 2-2743. Register 8ADh
5
4
Table 2-2759. Register 8AD Field Descriptions
Type
Reset
R/W
1h
R/W
0h
Figure 2-2744. Register 8B0h
5
4
Table 2-2760. Register 8B0 Field Descriptions
Type
Reset
R/W
0h
R/W
0h
Copyright © 2020, Texas Instruments Incorporated
3
2
SEL_INTPI_ADC_SYNC_N_CD_
0
R/W-0h
Description
select control for intpi_adc_sync_n_cd_0. 0 indicates take
from parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_adc_sync_n_cd_0. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
3
2
OVR_SEL_INT
PI_ADC_SYNC
Description
control to select whether the input function
intpi_adc_sync_n_cd_0 needs to be overriden ot not. 1
indicates override.
override value for ovr_sel_intpi_adc_sync_n_cd_0 is made
high
3
2
SEL_INTPI_ADC_SYNC_N_CD_
1
R/W-0h
Description
select control for intpi_adc_sync_n_cd_1. 0 indicates take
from parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_adc_sync_n_cd_1. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
Serial Interface Register Maps
IO Wrap Register Map
1
0
POL_INTPI_AD
C_SYNC_N_C
D_0
R/W-0h
1
0
OVR_INTPI_A
DC_SYNC_N_
_N_CD_0
CD_0
R/W-1h
R/W-0h
1
0
POL_INTPI_AD
C_SYNC_N_C
D_1
R/W-0h
1157

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents