Afe79Xx_Global Register Map; Register 0H (Offset = 0H) [Reset = 30H] - Texas Instruments AFE79 Series Programming & User Manual

www.ti.com
2.1

AFE79xx_GLOBAL Register Map

ADDRESS (Hex) D7
GLOBAL_SOFT
00h _RESET
GLOBAL_ADDR
01h ESSING_TYPE
02h 0
03h
04h
05h
06h
07h
08h
10h reserved
11h 0
12h 0
13h
14h
TIMING_CONTR
15h OLLER
16h 0
18h calib_memory
19h
1Bh
1Ch
1Dh 0
1Eh
1Fh 0

2.1.1 Register 0h (offset = 0h) [reset = 30h]

7 6
GLOBAL_SOF 0
T_RESET
R/W-0h R/W-0h
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
GLOBAL_SOFT_R
7-7
ESET
6-6 0
5-5 GLOBAL_ASCEND
4-4 GLOBAL_4PIN
3-0 0
SBAU337 – May 2020
Submit Documentation Feedback
Table 2-1. Global Register Map
D6 D5
GLOBAL_ASCE
0 ND
0 0
0 0
0
0
0
DSA_PAGE1 DSA_PAGE0
DIGTOP reserved
SERDES
reserved MACRO
TX TOP
0 0
0 0
Figure 2-1. Register 0h
5 4
GLOBAL_ASC GLOBAL_4PIN
END
R/W-1h R/W-1h
Table 2-2. Register 00 Field Descriptions
Type
R/W
R/W
R/W
R/W
R/W
Copyright © 2020, Texas Instruments Incorporated
D4 D3
GLOBAL_4PIN
0
0 0
0 0
CHIP_TYPE
CHIP_ID[7:0]
CHIP_ID[15:8]
CHIP_VER
VENDOR_ID[7:0]
VENDOR_ID[15:8]
EC_DIG
EC_ANA
FB TOP
TXCALIB
IO_WRAP reserved
JESD_SUBCHIP DAC_JESD
reserved MCU_mem
reserved
ALARMS_CLEAR[7:0]
ALARMS_MASK[7:0]
0 0
ALARMS[7:0]
0 0
3
0
R/W-0h R/W-0h
Reset Description
0h soft reset when asserted.
0h Must read or write 0
In streaming mode 1=addreses increases 0=address
1h
decreases
1h Use 4 pin SPI interface when asserted.
0h Must read or write 0
AFE79xx_GLOBAL Register Map
D2 D1
0 0
0 0
0 GLOBAL_MODE
RX TOP
TX_ANA
ANA_4T4R
ADC_JESD
reserved reserved
reserved reserved
ALARMS_MASK
0 [8]
0 0
2 1
0 0
R/W-0h
Serial Interface Register Maps
D0
0
0
PLL
reserved
reserved
ALARMS_CLEA
R[8]
ALARMS[8]
0
0
R/W-0h
141