Texas Instruments AFE79 Series Programming & User Manual page 1158

IO Wrap Register Map
2.16.482 Register 8B1h (offset = 8B1h) [reset = 2h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
OVR_SEL_INTPI_
1-1 ADC_SYNC_N_CD
_1
OVR_INTPI_ADC_
0-0
SYNC_N_CD_1
2.16.483 Register 8B4h (offset = 8B4h) [reset = 0h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
SEL_INTPI_ADC_
2-1
SYNC_N_CD_2
POL_INTPI_ADC_
0-0
SYNC_N_CD_2
2.16.484 Register 8B5h (offset = 8B5h) [reset = 2h]
7 6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit Field
OVR_SEL_INTPI_
1-1 ADC_SYNC_N_CD
_2
OVR_INTPI_ADC_
0-0
SYNC_N_CD_2
1158
Serial Interface Register Maps
Figure 2-2745. Register 8B1h
5 4
Table 2-2761. Register 8B1 Field Descriptions
Type Reset
R/W 1h
R/W 0h
Figure 2-2746. Register 8B4h
5 4
Table 2-2762. Register 8B4 Field Descriptions
Type Reset
R/W 0h
R/W 0h
Figure 2-2747. Register 8B5h
5 4
Table 2-2763. Register 8B5 Field Descriptions
Type Reset
R/W 1h
R/W 0h
Copyright © 2020, Texas Instruments Incorporated
3 2
OVR_SEL_INT
PI_ADC_SYNC
Description
control to select whether the input function
intpi_adc_sync_n_cd_1 needs to be overriden ot not. 1
indicates override.
override value for ovr_sel_intpi_adc_sync_n_cd_1 is made
high
3 2
SEL_INTPI_ADC_SYNC_N_CD_
2
R/W-0h
Description
select control for intpi_adc_sync_n_cd_2. 0 indicates take
from parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_adc_sync_n_cd_2. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
3 2
OVR_SEL_INT
PI_ADC_SYNC
Description
control to select whether the input function
intpi_adc_sync_n_cd_2 needs to be overriden ot not. 1
indicates override.
override value for ovr_sel_intpi_adc_sync_n_cd_2 is made
high
Submit Documentation Feedback
www.ti.com
1 0
OVR_INTPI_A
DC_SYNC_N_
_N_CD_1 CD_1
R/W-1h R/W-0h
1 0
POL_INTPI_AD
C_SYNC_N_C
D_2
R/W-0h
1 0
OVR_INTPI_A
DC_SYNC_N_
_N_CD_2 CD_2
R/W-1h R/W-0h
SBAU337 – May 2020