Texas Instruments AFE79 Series Programming & User Manual page 1141

Hide thumbs Also See for AFE79 Series:
Table of Contents

Advertisement

www.ti.com
2.16.431 Register 83Ch (offset = 83Ch) [reset = 0h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
SEL_INTPI_RXCD
2-1
_DSA_GAIN_1
POL_INTPI_RXCD
0-0
_DSA_GAIN_1
2.16.432 Register 83Dh (offset = 83Dh) [reset = 2h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
OVR_SEL_INTPI_
1-1
RXCD_DSA_GAIN
_1
OVR_INTPI_RXCD
0-0
_DSA_GAIN_1
2.16.433 Register 840h (offset = 840h) [reset = 0h]
7
6
LEGEND: R/W = Read/Write; W = Write only; -n = value after reset
Bit
Field
SEL_INTPI_RXCD
2-1
_DSA_GAIN_2
POL_INTPI_RXCD
0-0
_DSA_GAIN_2
SBAU337 – May 2020
Submit Documentation Feedback
Figure 2-2694. Register 83Ch
5
4
Table 2-2710. Register 83C Field Descriptions
Type
Reset
R/W
0h
R/W
0h
Figure 2-2695. Register 83Dh
5
4
Table 2-2711. Register 83D Field Descriptions
Type
Reset
R/W
1h
R/W
0h
Figure 2-2696. Register 840h
5
4
Table 2-2712. Register 840 Field Descriptions
Type
Reset
R/W
0h
R/W
0h
Copyright © 2020, Texas Instruments Incorporated
3
2
SEL_INTPI_RXCD_DSA_GAIN_
1
R/W-0h
Description
select control for intpi_rxcd_dsa_gain_1. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_rxcd_dsa_gain_1. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
3
2
OVR_SEL_INT
PI_RXCD_DSA
Description
control to select whether the input function
intpi_rxcd_dsa_gain_1 needs to be overriden ot not. 1
indicates override.
override value for ovr_sel_intpi_rxcd_dsa_gain_1 is made high
3
2
SEL_INTPI_RXCD_DSA_GAIN_
2
R/W-0h
Description
select control for intpi_rxcd_dsa_gain_2. 0 indicates take from
parallel GPIO 1 indicates take from Serial LVDS GPIO 2
indicates take from Serdes GPIO
polarity control for intpi_rxcd_dsa_gain_2. 0 indicates pass
through from GPIO when selected 1 indicates inverted signal
Serial Interface Register Maps
IO Wrap Register Map
1
0
POL_INTPI_RX
CD_DSA_GAIN
_1
R/W-0h
1
0
OVR_INTPI_R
XCD_DSA_GAI
_GAIN_1
N_1
R/W-1h
R/W-0h
1
0
POL_INTPI_RX
CD_DSA_GAIN
_2
R/W-0h
1141

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents