HP Visualize J7000 Supplementary Manual page 60

Hp visualize j7000: supplementary guide
Hide thumbs Also See for Visualize J7000:
Table of Contents

Advertisement

Troubleshooting
Identifying LCD-Indicated Conditions
Table 3-1. Chassis Codes for J5000 and J7000 Workstations
Ostat
Code
FRU
FLT
1n12
SYS BD
FLT
1n13
SYS BD
FLT
1n14
SYS BD
FLT
1n15
SYS BD
FLT
1n16
SYS BD
FLT
1n17
SYS BD
FLT
1n18
SYS BD
FLT
1n19
SYS BD
FLT
1n1A
SYS BD
FLT
1n1B
SYS BD
FLT
1n1C
SYS BD
FLT
1n1D
SYS BD
TST
1n20
SYS BD
TST
1n21
SYS BD
TST
1n22
SYS BD
TST
1n23
SYS BD
TST
1n24
SYS BD
TST
1n25
SYS BD
56
Message
data mem prot tr
data mem brk trp
TLB dirty bit tr
page refrnce trp
assist emul trap
hi-priv xfer trp
lo-priv xfer trp
taken branch trp
data mem acc rts
data mem prot ID
unalign data ref
perf mon intrrpt
CPU n basic test
CPU n alu test
CPU n branch test
CPU n arith cond
CPU n bit opers
CPU n cntrl regs
Description
CPU n detected an unexpected data
memory protection trap.
CPU n detected an unexpected data
memory break trap.
CPU n detected an unexpected TLB dirty
bit trap.
CPU n detected an unexpected page
reference trap.
CPU n detected an unexpected assist
emulation trap.
CPU n detected an unexpected
higher-privilege transfer trap.
CPU n detected an unexpected
lower-privilege transfer trap.
CPU n detected an unexpected
taken-branch trap.
CPU n detected an unexpected data
memory access rights trap.
CPU n detected an unexpected data
memory protection ID trap.
CPU n detected an unexpected unaligned
data reference trap.
CPU n detected an unexpected
performance monitor interrupt.
CPU n is starting its basic operations
self-test.
CPU n is starting its arithmetic and
logical unit self-test.
CPU n is starting its branch instruction
self-test.
CPU n is starting its arthimetic condition
self-test.
CPU n is starting its bit operation
instruction self-test.
CPU n is starting its control register
self-test.
Chapter 3

Advertisement

Table of Contents
loading

This manual is also suitable for:

Visualize j5000

Table of Contents