Technologies, Inc.
We Connect
We Connect
Revision History ............................................................................................................................................i
Table of Contents ..........................................................................................................................................i
List of Figures ...............................................................................................................................................i
List of Tables.................................................................................................................................................i
Introduction ................................................................................................................................................. 1
1.1 About This Design Guide ................................................................................................................................1
1.2.3 System Block Diagram................................................................................................................................................ 4
Motherboard Design Guidelines .................................................................................................................. 7
2.1 Ballout Assignment..........................................................................................................................................7
2.2 Motherboard Description................................................................................................................................9
2.2.3.1 Four-Layer Board............................................................................................................................................... 15
2.2.3.2 Six-Layer Board................................................................................................................................................. 16
2.2.4 On Board Power Regulation...................................................................................................................................... 17
2.2.5 Capacitive Decoupling .............................................................................................................................................. 17
2.2.6 Power Plane Partitions .............................................................................................................................................. 21
2.2.8 Power Up Configuration ........................................................................................................................................... 27
2.3.2.1 Clock Requirements ........................................................................................................................................... 30
2.3.2.2 Clocking Scheme ............................................................................................................................................... 31
Preliminary Revision 0.5, November 19, 1999
Design Guide - VT82C694X Apollo Pro133 with VT82C686A
T
C
ABLE OF
ONTENTS
i
Table of Contents