Control Registers; Pxy-Xz Universal Port Multiplexer Setting Register - Epson Arm S1C31 Series Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

8 UNIVERSAL PORT MULTIPLEXER (UPMUX)

8.3 Control Registers

Pxy–xz Universal Port Multiplexer Setting Register
Register name
Bit
UPMUXPxMUXn
15–13 PxzPPFNC[2:0]
12–11 PxzPERICH[1:0]
10–8 PxzPERISEL[2:0]
7–5 PxyPPFNC[2:0]
4–3 PxyPERICH[1:0]
2–0 PxyPERISEL[2:0]
*1: 'x' in the register name refers to a port group number and 'n' refers to a register number (0–3).
*2: 'x' in the bit name refers to a port group number, 'y' refers to an even port number (0, 2, 4, 6), and 'z' refers to an
odd port number (z = y + 1).
Bits 15–13 PxzPPFNC[2:0]
Bits 7–5
PxyPPFNC[2:0]
These bits specify the peripheral I/O function to be assigned to the port. (See Table 8.3.1.)
Bits 12–11 PxzPERICH[1:0]
Bits 4–3
PxyPERICH[1:0]
These bits specify a peripheral circuit channel number. (See Table 8.3.1.)
Bits 10–8 PxzPERISEL[2:0]
Bits 2–0
PxyPERISEL[2:0]
These bits specify a peripheral circuit. (See Table 8.3.1.)
0x0
UPMUXPxMUXn.
None *
PxyPPFNC[2:0] bits
(Peripheral I/O
function)
None *
0x0
0x1
0x2
0x3
Reserved
0x4
0x5
0x6
0x7
* "None" means no assignment. Selecting this will put the Pxy pin into Hi-Z status when peripheral I/O function 1 is
selected and enabled in the I/O port.
Note: Do not assign a peripheral input function to two or more I/O ports. Although the I/O ports output
the same waveforms when an output function is assigned to two or more I/O port, a skew oc-
curs due to the internal delay.
8-2
Bit name
Initial
0x0
0x0
0x0
0x0
0x0
0x0
Table 8.3.1 Peripheral I/O Function Selections
UPMUXPxMUXn.PxyPERISEL[2:0] bits (Peripheral circuit)
0x1
0x2
I2C
SPIA
UPMUXPxMUXn.PxyPERICH[1:0] bits (Peripheral circuit channel)
0x0–0x2
0x0–0x2
Ch.0–2
Ch.0–2
None *
None *
SCLn
SDIn
SDAn
SDOn
SPICLKn
#SPISSn
Reserved
Reserved
Seiko Epson Corporation
Reset
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
0x3
0x4
UART3
T16B
Reserved
0x0–0x2
0x0–0x1
Ch.0–2
Ch.0–1
None *
None *
None *
TOUTn0/
USINn
CAPn0
TOUTn1/
USOUTn
CAPn1
TOUTn2/
CAPn2
Reserved
TOUTn3/
CAPn3
Reserved
Reserved
Remarks
0x5
0x6
0x7
Reserved
Reserved
None *
None *
Reserved
Reserved
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents