Epson Arm S1C31 Series Technical Manual page 60

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

4 MEMORY AND BUS
Peripheral circuit
IR remote controller (REMC3) 0x0020 0720 REMC3CLK
16-bit timer (T16) Ch.7
12-bit A/D converter
(ADC12A) Ch.0
Temperature sensor/reference
voltage generator (TSRVR)
R/F converter (RFC) Ch.0
Sound DAC (SDAC2)
HW processor (HWP)
DMA controller (DMAC)
4-8
Address
0x0020 0722 REMC3DBCTL
0x0020 0724 REMC3DBCNT
0x0020 0726 REMC3APLEN
0x0020 0728 REMC3DBLEN
0x0020 072a REMC3INTF
0x0020 072c REMC3INTE
0x0020 0730 REMC3CARR
0x0020 0732 REMC3CCTL
0x0020 0780 T16_7CLK
0x0020 0782 T16_7MOD
0x0020 0784 T16_7CTL
0x0020 0786 T16_7TR
0x0020 0788 T16_7TC
0x0020 078a T16_7INTF
0x0020 078c T16_7INTE
0x0020 07a2 ADC12A_0CTL
0x0020 07a4 ADC12A_0TRG
0x0020 07a6 ADC12A_0CFG
0x0020 07a8 ADC12A_0INTF
0x0020 07aa ADC12A_0INTE
0x0020 07ac ADC12A_0DMAEN0 ADC12A Ch.0 DMA Request Enable Register 0
0x0020 07ae ADC12A_0DMAEN1 ADC12A Ch.0 DMA Request Enable Register 1
0x0020 07b0 ADC12A_0DMAEN2 ADC12A Ch.0 DMA Request Enable Register 2
0x0020 07b2 ADC12A_0DMAEN3 ADC12A Ch.0 DMA Request Enable Register 3
0x0020 07b4 ADC12A_0DMAEN4 ADC12A Ch.0 DMA Request Enable Register 4
0x0020 07b6 ADC12A_0DMAEN5 ADC12A Ch.0 DMA Request Enable Register 5
0x0020 07b8 ADC12A_0DMAEN6 ADC12A Ch.0 DMA Request Enable Register 6
0x0020 07ba ADC12A_0DMAEN7 ADC12A Ch.0 DMA Request Enable Register 7
0x0020 07bc ADC12A_0ADD
0x0020 07c0 TSRVR_0TCTL
0x0020 07c2 TSRVR_0VCTL
0x0020 0840 RFC_0CLK
0x0020 0842 RFC_0CTL
0x0020 0844 RFC_0TRG
0x0020 0846 RFC_0MCL
0x0020 0848 RFC_0MCH
0x0020 084a RFC_0TCL
0x0020 084c RFC_0TCH
0x0020 084e RFC_0INTF
0x0020 0850 RFC_0INTE
0x0020 0860 SDAC2CLK
0x0020 0862 SDAC2CTL
0x0020 0864 SDAC2MOD
0x0020 0866 SDAC2_0DAT
0x0020 0868 SDAC2INTF
0x0020 086a SDAC2INTE
0x0020 0870 SDAC2RESAMP
0x0020 0878 SDAC2TONE
0x0020 087e SDAC2_1DAT
0x0020 08a2 HWPCTL
0x0020 08a4 HWPINTF
0x0020 08a6 HWPINTE
0x0020 08a8 HWPCMDTRG
0x0020 1000 DMACSTAT
0x0020 1004 DMACCFG
0x0020 1008 DMACCPTR
0x0020 100c DMACACPTR
0x0020 1014 DMACSWREQ
0x0020 1020 DMACRMSET
0x0020 1024 DMACRMCLR
0x0020 1028 DMACENSET
0x0020 102c DMACENCLR
0x0020 1030 DMACPASET
0x0020 1034 DMACPACLR
0x0020 1038 DMACPRSET
Seiko Epson Corporation
Register name
REMC3 Clock Control Register
REMC3 Data Bit Counter Control Register
REMC3 Data Bit Counter Register
REMC3 Data Bit Active Pulse Length Register
REMC3 Data Bit Length Register
REMC3 Status and Interrupt Flag Register
REMC3 Interrupt Enable Register
REMC3 Carrier Waveform Register
REMC3 Carrier Modulation Control Register
T16 Ch.7 Clock Control Register
T16 Ch.7 Mode Register
T16 Ch.7 Control Register
T16 Ch.7 Reload Data Register
T16 Ch.7 Counter Data Register
T16 Ch.7 Interrupt Flag Register
T16 Ch.7 Interrupt Enable Register
ADC12A Ch.0 Control Register
ADC12A Ch.0 Trigger/Analog Input Select Register
ADC12A Ch.0 Configuration Register
ADC12A Ch.0 Interrupt Flag Register
ADC12A Ch.0 Interrupt Enable Register
ADC12A Ch.0 Result Register
TSRVR Ch.0 Temperature Sensor Control Register
TSRVR Ch.0 Reference Voltage Generator Control Register
RFC Ch.0 Clock Control Register
RFC Ch.0 Control Register
RFC Ch.0 Oscillation Trigger Register
RFC Ch.0 Measurement Counter Low Register
RFC Ch.0 Measurement Counter High Register
RFC Ch.0 Time Base Counter Low Register
RFC Ch.0 Time Base Counter High Register
RFC Ch.0 Interrupt Flag Register
RFC Ch.0 Interrupt Enable Register
SDAC2 Clock Control Register
SDAC2 Control Register
SDAC2 Mode Register
SDAC2 Ch.0 Data Register
SDAC2 Interrupt Flag Register
SDAC2 Interrupt Enable Register
SDAC2 Resampler Rate Register
SDAC2 Tone Divider Register
SDAC2 Ch.1 Data Register
HWP Control Register
HWP Interrupt Flag Register
HWP Interrupt Enable Register
HWP Command Trigger Register
DMAC Status Register
DMAC Configuration Register
DMAC Control Data Base Pointer Register
DMAC Alternate Control Data Base Pointer Register
DMAC Software Request Register
DMAC Request Mask Set Register
DMAC Request Mask Clear Register
DMAC Enable Set Register
DMAC Enable Clear Register
DMAC Primary-Alternate Set Register
DMAC Primary-Alternate Clear Register
DMAC Priority Set Register
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents