External Connections; Clock Settings; Remc3 Operating Clock; Clock Supply In Sleep Mode - Epson Arm S1C31 Series Technical Manual

Cmos 32-bit single chip microcontroller
Table of Contents

Advertisement

18 IR REMOTE CONTROLLER (REMC3)
If the port is shared with the REMC3 pin and other functions, the REMC3 output function must be assigned to the
port before activating the REMC3. For more information, refer to the "I/O Ports" chapter.

18.2.2 External Connections

Figure 18.2.2.1 shows a connection example between the REMC3 and an external infrared module.
Figure 18.2.2.1 Connection Example Between REMC3 and External Infrared Module

18.3 Clock Settings

18.3.1 REMC3 Operating Clock

When using the REMC3, the REMC3 operating clock CLK_REMC3 must be supplied to the REMC3 from the
clock generator. The CLK_REMC3 supply should be controlled as in the procedure shown below.
1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply,
Reset, and Clocks" chapter).
2. Set the following REMC3CLK register bits:
- REMC3CLK.CLKSRC[1:0] bits (Clock source selection)
- REMC3CLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

18.3.2 Clock Supply in SLEEP Mode

When using REMC3 during SLEEP mode, the REMC3 operating clock CLK_REMC3 must be configured so that
it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_REMC3 clock source.
If the CLGOSC.xxxxSLPC bit for the CLK_REMC3 clock source is 1, the CLK_REMC3 clock source is deacti-
vated during SLEEP mode and REMC3 stops with the register settings maintained at those before entering SLEEP
mode. After the CPU returns to normal mode, CLK_REMC3 is supplied and the REMC3 operation resumes.

18.3.3 Clock Supply During Debugging

The CLK_REMC3 supply during debugging should be controlled using the REMC3CLK.DBRUN bit.
The CLK_REMC3 supply to the REMC3 is suspended when the CPU enters debug state if the REMC3CLK.DB-
RUN bit = 0. After the CPU returns to normal operation, the CLK_REMC3 supply resumes. Although the REMC3
stops operating when the CLK_REMC3 supply is suspended, the output pin and registers retain the status before
debug state was entered. If the REMC3CLK.DBRUN bit = 1, the CLK_REMC3 supply is not suspended and the
REMC3 will keep operating in debug state.

18.4 Operations

18.4.1 Initialization

The REMC3 should be initialized with the procedure shown below.
1. Write 1 to the REMC3DBCTL.REMCRST bit.
2. Configure the REMC3CLK.CLKSRC[1:0] and REMC3CLK.CLKDIV[3:0] bits. (Configure operating clock)
3. Assign the REMC3 output function to the port. (Refer to the "I/O Ports" chapter.)
18-2
TXD
REMO
V
V
DD
LEDA
S1C31 REMC3
Seiko Epson Corporation
CC
IR transmitter module
(Reset REMC3)
S1C31D41 TECHNICAL MANUAL
(Rev. 1.1)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Arm s1c31d41

Table of Contents