I2C1 (Mio 16-17) - Xilinx ZCU104 User Manual

Hide thumbs Also See for ZCU104:
Table of Contents

Advertisement

I2C1 (MIO 16-17)

[Figure
2-1, callouts 12 and 13]
The I2C1 interface provides access to I2C peripherals through I2C switch TCA9548A U34. A
TCA6416A port expander U97 is also attached to the I2C1 bus. The I2C1 PS-side bank 500
connection is shared with PL-side bank 87.
bus connectivity represented in
and the TCA6416A is set to 0x20.
X-Ref Target - Figure 3-12
U1
BANK 500
PS I2C1
U136
MIO17(C29)
MIO16(A28)
U1
BANK 87
U45
PL I2C1
P12/N12
SDA 7,8
SCL 5,6
2x6 Male Pin Hdr.
ZCU104 Board User Guide
UG1267 (v1.1) October 9, 2018
Table 3-16
I2C1_SDA/SCL
L/S
L/S
J160
Figure 3-12: I2C1 Bus Topology
www.xilinx.com
Chapter 3: Board Component Descriptions
Figure 3-12
shows a high-level view of the I2C1
and
Table
3-17. TCA9548A U34 is set to 0x74
U34
TCA9548A
SC0/SC0
IIC_EEPROM_SDA/SCL
8T49N287_SDA/SCL
SD1/SC1
SDA/
SC2/SC2
IRPS5401_SDA/SCL
SCL
VCC12_INA226_SDA/SCL
SD3/SC3
SC4/SC4
NOT CONNECTED
FMC_LPC_IIC_SDA/SCL
SD5/SC5
0x7C
SC6/SC6
NOT CONNECTED
DDR4_SODIMM_SDA/SCL
SD7/SC7
0x74
U97
TCA6416A
P00
IRPS5401_ALERT_B
SDA/
HDMI_8T49N241_INT_ALM
P01
SCL
P02
MAX6643_OT_B
MAX6643_FANFAIL_B
P03
P04
VCC12_INA226_ALERT
IIC_MUX_RESET_B
P05
P06
GEM3_EXP_RESET_B
FMC_LPC_PRSNT_M2C_B
P07
NOT CONNECTED
0x20
P10-P17
0x34
0x7C
{
PMIC1 0X13
PMIC2 0X14
0x40
0x##
0x51
X20117-021218
50
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents