Xilinx ZCU104 User Manual page 36

Table 3-7: USB 2.0 ULPI Transceiver Connections to XCZU7EV MPSoC
XCZU7EV (U1) Pin
U168.4
H31
G30
G29
G33
G34
H29
G31
H32
H33
H34
J29
J30
Notes:
1. PS_POR_B (U1.M24) or PS_MODE1 (DIP SW6.2) drive U116 RST_B via OR gate U168.
2. These nets are 30Ω series resistor coupled.
The USB3320 ULPI U116 transceiver circuit (see
programmable current limit switch (U121). This switch has an open-drain output fault flag
on pin 2, which turns on LED DS51 if over current or thermal shutdown conditions are
detected. DS51 is located in the U116 circuit area near pushbutton SW4
20).
ZCU104 Board User Guide
UG1267 (v1.1) October 9, 2018
Net Name
(1)
ULPI0_RST_B
(2)
MIO58_USB_STP
MIO53_USB_DIR
MIO52_USB_CLK
MIO55_USB_NXT
(2)
MIO56_USB_DATA0
(2)
MIO57_USB_DATA1
(2)
MIO54_USB_DATA2
(2)
MIO59_USB_DATA3
(2)
MIO60_USB_DATA4
(2)
MIO61_USB_DATA5
(2)
MIO62_USB_DATA6
(2)
MIO63_USB_DATA7
www.xilinx.com
Chapter 3: Board Component Descriptions
USB3320 U116
Pin # Pin Name
27 RESET_B
29 STP
31 DIR
1 CLKOUT
2 NXT
3 DATA0
4 DATA1
5 DATA2
6 DATA3
7 DATA4
9 DATA5
10 DATA6
13 DATA7
Figure 3-4) has a Micrel MIC2544 high-side
Send Feedback
(Figure 2-1, callout
36