Chapter 3
I/O Address Map
Table 3-3
shows the I/O address map. These are DOS-level addresses. The OS typically hides these physical
addresses by way of memory management.
Table 3-3.
I/O Address Map
Address (hex)
0000-00F
0020-0021
0040-0043
0061
0063
0065
0067
0070-007F
0080
0081-0083
0084-0086
0087
0088
0089-008B
008C-008E
008F
0090-0091
0092
0093-009F
00A0-00A1
00A2-00BF
00C0-00DF
00E0-00EF
00F0-00FF
01F0-01F7
02F8-02FF
03B0-03BB
03C0-03DF
03F8-03FF
0400-041F
0500-053F
0800-087F
0CF8-0CFF
24
Subsystem
Primary DMA Controller
Master Interrupt Controller
Programmable Interrupt Timer (Clock/Timer)
NMI, Speaker control
NMI Controller
NMI Controller
NMI Controller
CMOS RAM, NMI Mask Reg, RT Clock
System reserved
DMA Page Registers
System reserved
DMA Page Register
System reserved
DMA Page Registers
System reserved
DMA Page Register
System reserved
Fast A20 gate and CPU reset
System reserved
Slave Interrupt Controller
System reserved
Slave DMA Controller #2
System reserved
Math Coprocessor
SATA Controller
Serial Port 2 (COM2)
Video (monochrome)
Video (VGA)
Serial Port 1 (COM1)
SMBus Configuration Ports
PCH GPIO Configuration Ports
PCH Power Management Ports
PCI bus Configuration Address and Data
Reference Manual
Hardware
CoreModule 920
Need help?
Do you have a question about the CoreModule 920 and is the answer not in the manual?