1. Manuals
  2. Brands
  3. ADLINK Technology Manuals
  4. Motherboard
  5. CoreModule 920
  6. Reference manual

ADLINK Technology CoreModule 920 Reference Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
®
CoreModule
920
Single Board Computer

Reference Manual

P/N 50-1Z144-1010

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CoreModule 920 and is the answer not in the manual?

Questions and answers

Related Manuals for ADLINK Technology CoreModule 920

Summary of Contents for ADLINK Technology CoreModule 920

  • Page 1: Reference Manual

    ® CoreModule Single Board Computer Reference Manual P/N 50-1Z144-1010...
  • Page 2 Notice Page DISCLAIMER ADLINK Technology, Incorporated makes no representations or warranties with respect to the contents of this manual or of the associated ADLINK products, and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose. ADLINK shall under no circumstances be liable for incidental or consequential damages or related expenses resulting from the use of this product, even if it has been notified of the possibility of such damages.

  • Page 3: Table Of Contents

    Miscellaneous ..........................35 SSD (Solid State Drive) ......................35 Real Time Clock (RTC) ......................35 Oops! Jumper (BIOS Recovery) ....................35 Serial Console .........................35 Serial Console Setup......................35 Hot (Serial) Cable ......................35 Hardware Voltage and Temperature Monitor ................36 Watchdog Timer ........................36 CoreModule 920 Reference Manual...
  • Page 4 Save & Exit BIOS Setup Screen ..................... 51 Appendix A Technical Support ....................53 Index ..............................57 List of Figures Figure 2-1. Stacking PCI/104-Express Modules with the CoreModule 920 ....... 6 Figure 2-2. Functional Block Diagram ..................10 Figure 2-3. Component Locations (Top Side)................13 Figure 2-4.
  • Page 5 Table 3-17. External Battery Input Header (J12) ..............34 Table 3-18. GLAN1 External LED Pin Signals (J2)..............34 Table 3-19. GLAN2 External LED Pin Signals (J3)..............34 Table 4-1. BIOS Setup Menus ....................39 Table A-1. Technical Support Contact Information..............53 CoreModule 920 Reference Manual...
  • Page 6 Contents Reference Manual CoreModule 920...

  • Page 7: Chapter 1 About This Manual

    PCI Specification, Revision 2.3, March 29, 2002 Web site: http://www.pcisig.com • LPC Specification Version 1.1 Web site: http://www.intel.com/design/chipsets/industry/lpc.htm • USB Specification Version 2.0 Web site: http://www.usb.org/developers • SATA Specification Version 3.0 Web site: http://www.sata-io.org/ • Ethernet IEEE802.3 Specifications Web site: http://standards.ieee.org/about/get/802/802.3.html CoreModule 920 Reference Manual...
  • Page 8 AMI BIOS Aptio TSE User’s Guide Data sheet: http://www.ami.com/support/doc/AMI_TSE_User_Manual_PUB.pdf Chip Specifications The following integrated circuits (ICs) are used in the CoreModule 920 SBC. • Intel Corporation and the Mobile 3rd Generation Core™i7 CPU integrated processor core and graphics memory hub Web site: http://www.intel.com/p/en_US/embedded/hwsw/hardware/core-hm76/hardware...
  • Page 9 Chapter 1 About This Manual NOTE If you are unable to locate the datasheets using the links provided, search the internet using the name of the manufacturer or component model and locate the documents you need. CoreModule 920 Reference Manual...
  • Page 10 Chapter 1 About This Manual Reference Manual CoreModule 920...

  • Page 11: Chapter 2 Product Overview

    Chapter 2 Product Overview This overview presents general information about the PCI/104-Express form factor and the CoreModule 920 Single Board Computer (SBC). After reading this chapter you should understand the following points with regard to the CoreModule 920. • PCI/104-Express From Factor •...

  • Page 12: Product Description

    SSD, four PCIe x1 lanes, as well as interfaces for GPIO and RTC battery. The CoreModule 920 provides a Solid State Drive through the SATA2 port for storage up to 8GB, a Hardware Monitor chip to control temperature and voltage levels, and a Utility interface for Power button, Reset switch, and Speaker output.

  • Page 13: Module Features

     Provides 16550-equivalent controllers with 16-byte FIFO modes  Supports full-duplex buffering and full status reporting  Supports full modem capability  Supports programmable word length, stop bits, and parity  Provides programmable baud-rate generator  CoreModule 920 Reference Manual...
  • Page 14 Pixel color depths of 18 and 24 bits Support PCI Express graphics (PEG)  • External high-performance PCI Express graphics cards • General-purpose PCI Express devices • Theoretical bandwidth of up to 8GT/s • PCIe Gen3 compliance Reference Manual CoreModule 920...
  • Page 15 Real Time Clock (RTC) with external replaceable battery  Battery-free boot  Oops! Jumper support  Serial Console support  Watchdog Timer  Logo Screen (Splash)  SSD (Solid State Drive)  Hardware Monitor (voltage and temperature)  CoreModule 920 Reference Manual...

  • Page 16: Block Diagram

    Chapter 2 Product Overview Block Diagram Figure 2-2 presents a functional representation of the CoreModule 920. 8x DDR3 SDRAM System Memory (2Gb each) 1333MHz, 1.5V, 2GB Intel 1x DDR3 SDRAM Core i7 3517UE (Dual-Core) 1.7GHz (17W) Memory Bus System Memory (ECC)

  • Page 17: Major Component (Ics) Definitions

    Chapter 2 Product Overview Major Component (ICs) Definitions Table 2-1 lists the major ICs, including a brief description of each, on the CoreModule 920. Figures 2-3 show the locations of the major ICs. Table 2-1. Major Component Descriptions and Functions Chip Type Mfg.
  • Page 18 7490200110 Gigabit Ethernet Provides Gigabit Ethernet Elektronik Magnetics electrical (T1) isolation for Gigabit Ethernet PHY transceiver (GLAN1) Transformer - Wurth 7490200110 Gigabit Ethernet Provides Gigabit Ethernet Elektronik Magnetics electrical (T2) isolation for Gigabit Ethernet controller (GLAN2) Reference Manual CoreModule 920...

  • Page 19: Figure 2-3. Component Locations (Top Side)

    U66 - EEPROM, DDR3 SPD U67 - EEPROM, PCIe to PCI Bridge J6 - PCIe/104 (See Header and Connector table) SW1 - PCI Express x16 Configuration Switch (See Header and Connector table) Figure 2-4. Component Locations (Bottom Side) CoreModule 920 Reference Manual...

  • Page 20: Header, Connector, And Socket Definitions

    Chapter 2 Product Overview Header, Connector, and Socket Definitions Table 2-2 describes the headers, connectors, and socket of the CoreModule 920 shown in Figure 2-6. Table 2-2. Module Header and Connector Descriptions Header # Board Description Access H11 – GLAN1 10-pin, 0.100"...

  • Page 21: Figure 2-5. Connector Pin Sequence

    A 10-pin header with two rows of pins, using odd/even numbering, where pin 2 is directly across from pin 1, is noted as 10-pin, 2 rows, odd/ even (1, 2). See Figure 2-5. 10-pin, two rows, Odd/Even, (1, 2) Figure 2-5. Connector Pin Sequence CoreModule 920 Reference Manual...

  • Page 22: Jumper Header Definitions

    Table 2-3. Jumper Settings Jumper Header Installed Moved JP1 – LVDS Voltage Selection Enable +3.3V (1-2) (Default) Enable +5V (2-3) (HIROSE, A4B-3PA-2DSA) JP2 – PCI-104 Voltage Selection Enable +3.3V (1-2) (Default) Enable +5V (2-3) (HIROSE, A4B-3PA-2DSA) Reference Manual CoreModule 920...

  • Page 23: Specifications

    JP1 - LVDS Voltage JP2 - PCI-104 Voltage Figure 2-7. Jumper Header Locations (Top Side) Specifications Physical Specifications Table 2-4 provides the physical dimensions of the CoreModule 920. Table 2-4. Weight and Footprint Dimensions NOTE Overall height is measured from the Item Dimension...

  • Page 24: Mechanical Specifications

    0.33 (8.38mm) 0.20 (5.08mm) 0.00 Figure 2-8. Mechanical Overview (Top Side) NOTE All dimensions are given in inches. Black square pins on headers and connectors represent pin 1. Black square pins on right-angle headers represent pin 2. Reference Manual CoreModule 920...

  • Page 25: Power Specifications

    Chapter 2 Product Overview Power Specifications Table 2-5 provides the current measurements for the CoreModule 920. Table 2-5. Power Supply Requirements Parameter 1.7GHz CPU (3517UE) Input Type Regulated DC voltages In-Rush Peak Current and Figure 2-9 Duration Typical Idle Current and 1.68A (8.41W)

  • Page 26: Environmental Specifications

    5% to 95% relative humidity, non-condensing Thermal/Cooling Requirements The CPU is the primary source of heat on the board. The CoreModule 920 is designed to operate at the maximum speed of the CPU and requires an active heatsink for extended temperatures (optional). A passive heatsink is available (optional) and allows maximum speed operation within the Standard temperature range.

  • Page 27: Chapter 3 Hardware

    Battery Interface • Ethernet LED Interface • Miscellaneous SSD (Solid State Drive)  Time of Day/RTC  Oops! Jumper (BIOS Recovery)  Serial Console  Hot Cable  Hardware Temperature and Voltage Monitor  Watchdog Timer  CoreModule 920 Reference Manual...

  • Page 28: Cpu

    Acceleration (DXAV), Advanced Scheduler 2.0, 1.0, and XPDM. Memory The CoreModule 920 employs one 1333MHz memory channel with one rank of eight system memory chips (and one additional chip for ECC). The board provides up to 2GB of extended memory using 2Gb DDR3 SDRAM chips.

  • Page 29: Interrupt Channel Assignments

    000A0000h 000AFFFFh Graphics Memory 000B0000h 000B7FFFh Mono Text Memory 000B8000h 000BFFFFh Color Text Memory 000C0000h 000CFFFFh Standard Video BIOS 000D0000h 000DFFFFh DVMT Memory 000E0000h 000EFFFFh PCI Express Base Memory 000F0000h 000FFFFFh System Flash and PCI Resources CoreModule 920 Reference Manual...

  • Page 30: I/O Address Map

    Serial Port 2 (COM2) 03B0-03BB Video (monochrome) 03C0-03DF Video (VGA) 03F8-03FF Serial Port 1 (COM1) 0400-041F SMBus Configuration Ports 0500-053F PCH GPIO Configuration Ports 0800-087F PCH Power Management Ports 0CF8-0CFF PCI bus Configuration Address and Data Reference Manual CoreModule 920...

  • Page 31: Serial Interfaces

    Hardware Serial Interfaces The CoreModule 920 provides two RS-232 serial ports. The PCH BD82QM67 contains the circuitry for both serial ports and delivers the signals through two RS-232 transceivers: one transceiver for COM1 and the second transceiver for COM2. The serial ports support the following features: •...

  • Page 32: Table 3-5. Serial 2 (Com2) Interface Pin Signal Descriptions (H16)

    COM2 Ring Indicator – Indicates external serial device is detecting a ring condition. Used by software to initiate operations to answer and open the communications channel. Ground Ground Note: The shaded table cells denote ground. The * symbol indicates the signal is Active Low. Reference Manual CoreModule 920...

  • Page 33: Usb Interface

    Hardware USB Interface The CoreModule 920 contains two root USB hubs and six functional USB ports. Four of the six USB ports are routed through two 10-pin headers (H15 and J25), and the other two ports are routed through the PCIe/104 interface connector.

  • Page 34: Ethernet Interfaces

    Hardware Ethernet Interfaces The CoreModule 920 supports two Gigabit Ethernet interfaces. The first Ethernet interface originates from the 82579LM PHY transceiver, which occupies one PCI Express lane and supports the internal MAC (Media Access Controller) in the PCH. The second Ethernet interface is implemented through the 82574IT Ethernet controller, which occupies one PCI Express lane and generates its own Gigabit Ethernet signals.

  • Page 35: Video Interfaces

    Note: The shaded table cells denote ground. NOTE The magnetics (isolation transformer, T2) for the Ethernet header is included on the CoreModule 920. Video Interfaces The Core i7, 3517UE CPU provides an integrated 2D/3D graphics engine, which supports video decode such as MPEG2, VC-1, and AVC/H.264 (main, baseline at L3 and High-profile level 4.0/4.1) as well as...

  • Page 36: Table 3-10. Vga Interface Pin Signal Descriptions (J17)

    LVDS A DATA Positive Line 3 LVDSA_DAT3_N LVDS A DATA Negative Line 3 LVDSA_DAT2_P LVDS A DATA Positive Line 2 LVDSA_DAT2_N LVDS A DATA Negative Line 2 LVDSA_DAT1_P LVDS A DATA Positive Line 1 LVDSA_DAT1_N LVDS A DATA Negative Line 1 Reference Manual CoreModule 920...

  • Page 37: Power Interface

    Note: The shaded table cells denote power or ground. Power Interface The CoreModule 920 requires one +5 volt DC power source and provides a shrouded 10-pin, right-angle header with 2 rows, odd/even pin sequence (1, 2), and 0.100" (2.54mm) pitch.

  • Page 38: User Gpio Interface

    Hardware User GPIO Interface The CoreModule 920 provides GPIO pins for customer use, routing the signals from the PCH chipset to the J26 and J27 headers. An example test application and source code reside in each BSP directory of the CoreModule 920 Support Software QuickDrive.

  • Page 39: Utility Interface

    System Fan header, which provides a single row of 3 pins with 0.079" (2mm) pitch. Table 3-16. System Fan Pin Signals (J22) Pin # Signal Description +V_FAN +5.0 volts DC +/- 5% Not Connected Ground Note: The shaded table cells denote power or ground. CoreModule 920 Reference Manual...

  • Page 40: Battery

    Green LED) GBE2_ACT_LED Ethernet Activity GBE2_LINK1000_LED Gigabit Ethernet Link GBE2_LINK100_LED Fast Ethernet Link with +3.3 volts power (Pins 3-4 for Bi-Color LED) Note: The shaded table cell denotes power. Configure Ethernet LEDs for Active Low operation. Reference Manual CoreModule 920...

  • Page 41: Miscellaneous

    Real Time Clock (RTC) The CoreModule 920 contains a Real Time Clock (RTC). The RTC can be backed up with a battery. If the battery is not present, the board BIOS has a battery-less boot option to complete the boot process.

  • Page 42: Hardware Voltage And Temperature Monitor

    Hardware Hardware Voltage and Temperature Monitor The CoreModule 920 provides a hardware monitor to ensure the health of your embedded system with built- in support for monitoring and control of system temperatures, fan speeds, and critical module voltage levels. The ADT 7490 Hardware Monitor BIOS setting resides in the Advanced menu of the BIOS setup utility. See Chapter 4, “BIOS Setup”...

  • Page 43: Coremodule 920 Reference Manual

    Entering BIOS Setup (Serial Port Console) This section describes how to enter the BIOS setup through a remote serial terminal or PC. Turn on the power supply to the CoreModule 920 and enter the BIOS Setup Utility using a local video display.

  • Page 44: Oem Logo Utility

    OEM Logo Utility The CoreModule 920 BIOS supports a graphical logo utility, which allows the user to customize the boot screen image. The graphical image can be a company logo or any custom image the user wants to display during the boot process.

  • Page 45: Bios Setup Menus

    BIOS Setup BIOS Setup Menus This section provides illustrations of the six main setup screens in the CoreModule 920 BIOS Setup Utility. Below each illustration is a bullet list of the screen’s submenus and setting selections. The setting selections are presented in brackets after each submenu or menu item, and the optimal default settings are presented in bold.

  • Page 46: Advanced Bios Setup Screen

    Enable Hibernation [Disabled; Enabled]  ACPI Sleep State [S1 - CPU Stop Clock]  • CPU Configuration Intel(R) Core(TM) i7-3517UE @ 1.70GHz  CPU Signature XXXxX  Microcode Patch  Max CPU Speed XXXX MHz  Reference Manual CoreModule 920...
  • Page 47  GPIO1 Mode [Input; Output]  GPIO2 Mode [Input; Output]  GPIO3 Mode [Input; Output]  GPIO4 Mode [Input; Output]  GPIO5 Mode [Input; Output]  GPIO6 Mode [Input; Output]  GPIO7 Mode [Input; Output]  CoreModule 920 Reference Manual...
  • Page 48 IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2E0h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12; IO=2F0h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12] Reference Manual CoreModule 920...
  • Page 49 - Flow Control [None; Hardware RTS/CTS] - VT-UTF8 Combo Key Support [Disabled; Enabled] - Recorder Mode [Disabled; Enabled] - Resolution 100x31 [Disabled; Enabled] - Legacy OS Redirection [80x24; 80x25] - Putty KeyPad [VT100; LINUX; XTERMR6; SCO; ESCN; VT400] CoreModule 920 Reference Manual...
  • Page 50 ICC Overclocking Lib X.X.X.XX  DIV-1S  • DIV-1S • • Maximum supported frequency XXX.XX MHz • Minimum supported frequency XXX.XX MHz • Current frequency XXX.XX MHz • Current SSC mode Down • Current SSC % X.XX% Reference Manual CoreModule 920...
  • Page 51 Current SSC % X.XX% DIV-2NS  • DIV-2NS • Not used • Maximum supported frequency XXX.XX MHz • Minimum supported frequency XXX.XX MHz • Current frequency XXX.XX MHz • Current SSC mode Down • Current SSC % X.XX% CoreModule 920 Reference Manual...

  • Page 52: Chipset Bios Setup Screen

    ESC: Exit Version X.XX.XXXX. Copyright (C) 20XX American Megatrends, Inc. Figure 4-3. Chipset BIOS Setup Screen • PCH-IO Configuration Intel PCH RC Version X.X.X.X  Intel PCH SKU Name QM67  Intel PCH Rev ID XX/XX  Reference Manual CoreModule 920...
  • Page 53 LCD Control - Primary IGFX Boot Display [Auto; CRT; CRT+LVDS; LVDS] - Video Function [HDMI] - LCD Panel Type [640x480 LVDS; 800x600 LVDS; 1024x768 LVDS; 1280x1024 LVDS; 1400x1050 (DCLK 108MHz); 1400x1050 (DCLK 122MHz); 1600x1200 LVDS; 1366x768 LVDS; CoreModule 920 Reference Manual...
  • Page 54 XXXX MB (DDR3) • DIMM#1 Not Present • DIMM#2 Not Present • DIMM#3 Not Present • CAS Latency (tCL) • Minimum delay time - CAS to RAS (tRCDmin) - Row Precharge (tRPmin) - Active to Precharge (tRASmin) XX Reference Manual CoreModule 920...

  • Page 55: Boot Bios Setup Screen

    INT19 Trap Response [Immediate; Postponed]  • Driver Option Priorities • Boot Option Priorities Boot Option #1 [SATA PS: GLS85LS1008P CS XXGB; Disabled]  Hard Drive BBS Priorities  • Boot Option #1 [P1-GLS85LS1032A CS 32GBN A101C0; Disabled] CoreModule 920 Reference Manual...

  • Page 56: Security Bios Setup Screen

    Save & Exit ESC: Exit Version X.XX.XXXX. Copyright (C) 20XX American Megatrends, Inc. Figure 4-5. Security BIOS Setup Screen • Password Description Administrator Password [Create New Password]  User Password [Create New Password]  HDD Security Configuration:  Reference Manual CoreModule 920...

  • Page 57: Save & Exit Bios Setup Screen

    +/- : Change Opt. F1 : General Help F2 : Previous Values F3 : Optimized Defaults F4 : Save & Exit ESC: Exit Version X.XX.XXXX. Copyright (C) 20XX American Megatrends, Inc. Figure 4-6. Save & Exit BIOS Setup Screen CoreModule 920 Reference Manual...
  • Page 58 • Restore User Defaults? [Yes; No] • Boot Override SATA PS: GLS85LS1008P CS XXGB  • Save configuration and reset? [Yes; No] Launch EFI Shell from filesystem device  • Save configuration and reset? [Yes; No] Reference Manual CoreModule 920...

  • Page 59: Appendix A Technical Support

    Appendix A Technical Support ADLINK Technology, Inc. provides a number of methods for contacting Technical Support listed below in Table A-1. Requests for support through the Ask an Expert are given the highest priority, and usually will be addressed within one working day.
  • Page 60 Address: 84 Genting Lane #07-02A, Cityneon Design Centre, Singapore 349584 Tel: +65-6844-2261 Fax: +65-6844-2263 Email: singapore@adlinktech.com ADLINK Technology Singapore Pte. Ltd. (Indian Liaison Office) Address: 1st Floor, #50-56 (Between 16th/17th Cross) Margosa Plaza, Margosa Main Road, Malleswaram, Bangalore-560055, India Tel: +91-80-65605817, +91-80-42246107 Fax: +91-80-23464606 Email: india@adlinktech.com...
  • Page 61 Appendix A Technical Support Table A-1. Technical Support Contact Information (Continued) ADLINK Technology, Inc. (Israeli Liaison Office) Address: 6 Hasadna St., Kfar Saba 44424, Israel Tel: +972-9-7446541 Fax: +972-9-7446542 Email: israel@adlinktech.com CoreModule 920 Reference Manual...
  • Page 62 Appendix A Technical Support Reference Manual CoreModule 920...

  • Page 63: Index

    ........28 specification reference ........1 OEM Logo expansion buses description .............38 features ............7 feature ..............9 specification references ........1 Oops! Jumper description .............35 fan interface description ........33 feature ..............9 features list ............7 CoreModule 920 Reference Manual...
  • Page 64 DDR3 SDRAM ..........7 feature ............. 9 Ethernet .............8 web sites external speaker ..........33 ADLINK ............53 I/O address map ..........24 reference ............1 IRQ assignments ........... 23 weight ..............17 width ..............17 Reference Manual CoreModule 920...

Table of Contents