Block Diagram; Figure 2-2. Functional Block Diagram - ADLINK Technology CoreModule 920 Reference Manual

Table of Contents

Advertisement

Chapter 2

Block Diagram

Figure 2-2
presents a functional representation of the CoreModule 920.
SATA0
Connector
SATA1
Connector
USB 0-1
Header
USB 2-3
Header
COM1
RS232
Serial
Transceiver
Header
COM2
RS232
Serial
Transceiver
Header
10
Core i7 3517UE (Dual-Core) 1.7GHz (17W)
(with integrated Processor Core
and Graphics Memory Hub)
DMI
SATA 3.0, Port 0
SATA 3.0, Port 1
SATA 2.0, Port 2
SSD
USB 2.0, Ports 0-1
USB 2.0, Ports 2-3
LPC to UART
LPC
Controller
F81216
CPLD
Utility
Header
VBAT
Battery
Header
GPIO
GPIO
Header
GPIO
GPIO
Header
SPI
BIOS
Intel
GLAN1
82579LM
LED
PHY
Header
Transceiver
Transformer
GLAN1
Header

Figure 2-2. Functional Block Diagram

Reference Manual
1333MHz,
CPU
1.5V, 2GB
Intel
Memory Bus
PCIe x16 Graphics (1) [PEG],
1x16; 2x8; 1x8 & 2x4
FDI
VGA
HDMI
HDMI
Level
Shifter
24-bit LVDS
PCIe x1, Lanes 1-4
PCH
Hardware
Intel
Monitor
BD82QM67
SMBus
USB 2.0, Ports 4-5
PCIe x1
PCIe-to-PCI
Bridge
PCIe-to-PCI
Bridge
EEPROM
PCIe x1
PCIe x1
Intel
GLAN2
82574IT
MAC & PHY
Header
Controller
Transformer
GLAN2
Header
Product Overview
8x DDR3 SDRAM
System Memory
(2Gb each)
1x DDR3 SDRAM
System Memory (ECC)
(2Gb each)
VGA
Header
TMDS
HDMI
Connector
LVDS
Header
SPD
PCIe/104
EEPROM
Connector
32-bit PCI
33 MHz
PCI-104
Connector
LED
CoreModule 920

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CoreModule 920 and is the answer not in the manual?

Table of Contents