Features - Mitsubishi Electric melsec q00ujcpu User Manual

Programmable controller
Hide thumbs Also See for melsec q00ujcpu:
Table of Contents

Advertisement

1.5 Features

This section describes the features specific to the Universal model QCPU.
(1) High-speed processing more than ever
The processing time required for the basic instructions, floating-point operations, and accesses to the file register
becomes shorter than the existing Q series CPU modules.
Use of a standard device register (Z)
instruction).
*1: An index register used between register operations is designated as a standard device register.(
(2) Large-capacity file register
The file register whose capacity is 640K points at maximum (4086K points at maximum when a memory card is
*2
used)
can be set inside the CPU module.
*2: For the Q26UDHCPU and Q26UDEHCPU only
(3) Use of double-precision floating-point operation instructions
The double-precision floating-point operation instructions (64-bit instructions) are available as well as the existing
single-precision floating-point operation instructions. (
This enables more accurate analog control and positioning control.
(4) Using the file register area as the data register and link register
The file register (ZR) area can be used as an pseudo extended area
(W). (
Section 9.8)
Programming using the extended data register (D) or extended link register (W) whose capacity is 640K points at
maximum (4086K points at maximum when a memory card is used)
device.
*3: Extended areas of the data register (D) and link register (W) are called the extended data register (D) and extended link
register (W), respectively.
*4: For the Q26UDHCPU and Q26UDEHCPU only
W0.0
W10000.0
B80
*1
achieves high-speed processing between register operations (transfer
MOV D0 W200
Internal user devices
are used.
SET W100.0
The extended data
MOV D30000 W10200
register (D) and
extended link register
(W) are used.
SET W10100.0
Figure 1.18 Extended data register (D) and extended link register (W)
Section 2.4.4)
*3
of the data register (D) and link register
*4
is available in addition to the internal user
GX Developer
CHAPTER1 OVERVIEW
Section 9.6.2)
1 - 11
1
2
3
4
5
6
7
8

Advertisement

Table of Contents
loading

Table of Contents