Mitsubishi Electric melsec q00ujcpu User Manual page 489

Programmable controller
Hide thumbs Also See for melsec q00ujcpu:
Table of Contents

Advertisement

Number
Name
Setting to access
SM1593
extension base unit of
standby system CPU
Memory copy to other
SM1595
system start flag
Memory copy to other
SM1596
system status flag
Memory copy to other
SM1597
system completion
flag
Copy contents of
SM1598
standard ROM during
memory copy
*2: The module whose first 5 digits of serial No. is "09012" or later.
(13) For redundant system (Other system CPU information *1)
SM1600 to SM1650 only valid for the CPU redundant system backup mode, so they cannot
be refreshed during the separate mode.
Either the backup mode or the separate mode is valid for the SM4651 to SM1699.
SM1600 to SM1699 are all turned off for stand-alone system.
Number
Name
Other system error
SM1600
flag
Other system
SM1610
diagnostics error
Other systems self
SM1611
diagnostics error.
Other system common
SM1615
error information
Error individual
SM1626
information for other
systems
Standby system
SM1649
cancel error flag
*1 Stores other system CPU diagnostic information and system information.
*2 This shows the special relay(SM
12 - 23
Table12.13 Special relay
Meaning
Sets the operation for the case accessing buffer
memory of the intelligent function module mounted on
the extension base unit from the standby system CPU
in separate mode.
OFF : "OPERATION ERROR" (error code: 4112) will be
OFF : Error
returned when accessing buffer memory of the
ON : Ignored
intelligent function module on the extension base
unit from the standby system CPU.
ON : No processing is performed when accessing
buffer memory of intelligent function module on
the extension base unit from the standby system
CPU.
• When SM1595 is turned from OFF to ON, memory
copy from control system to standby system starts.
OFF : Start memory copy
Note that when SM1595 is turned from OFF to ON,
ON : No memory copy
memory copy does not start if the I/O No. of the copy
initiated
destination (standby system CPU module: 3D1
not stored in SD1595.
OFF : Memory copy not
• Turns on while memory is copied to other system.
executed
• Turns off when memory copy execution has
ON : Memory copy executed
completed.
OFF : Memory copy not
completed
• Turns on once the memory copying to the other
ON : Memory copy
system has completed.
completed
OFF : Copy standard ROM
• If set to on by user, the standard ROM data is not
data
copied to the other system while memory copy is
ON : Standard ROM data is
executing.
not copied
Table12.14 Special relay
Meaning
• Turns on when an error occurs during redundant
OFF : No error
system. Error check (Turns on single bit of SD1600.)
ON : Error
• Is off when no errors are present
• Turns on when a diagnostics error occurs. (Includes
OFF : No error
error detection when annunciator is ON, and by CHK
ON : Error
instruction)
• Corresponds to status of SM0 at other system
OFF : No self diagnostics
• Turns on when a self diagnostics error occurs.
error occurred
(Does not include error detection when annunciator
ON : Self diagnostics error
is ON, and by CHK instruction)
occurred
• Corresponds to status of SM1 at other system
OFF : No common error
• Turns on when there is common error information at
information present
other system
ON : Common error
• Corresponds to status of SM5 at other system
information present
OFF : No individual error
• Turns on when there is individual error information at
information present
other system
ON : Individual error
• Corresponds to status of SM16 at other system
information present
By turning this relay from OFF to ON, the continue error
OFF to ON:
that occurred in the standby system CPU module can
Cancels error of standby
be canceled.
system
Use SD1649 to specify the error code of the error to be
canceled.
) for the host system CPU.
Explanation
) is
H
Explanation
Corres-
ponding
Set by
Corresponding
ACPU
(When Set)
M9
U
New
S (Starting to
copy/finish)
S (finish)/U
New
U
Corresp
onding
Set by
Corresponding
Host
(When Set)
SM
*2
S (Each END)
S (Each END)
SM0
S (Each END)
SM1
S (Each END)
SM5
S (Each END)
SM16
U
CPU
*2
QnPRH
QnPRH
CPU
QnPRH
QnPRH

Advertisement

Table of Contents
loading

Table of Contents