Mitsubishi Electric melsec q00ujcpu User Manual page 246

Programmable controller
Hide thumbs Also See for melsec q00ujcpu:
Table of Contents

Advertisement

6.16
Watchdog Timer
(1) Definition
This function serves as an CPU module internal timer to detect errors of CPU module hardware and sequence
programs.
(2) Setting and resetting
(a) Setting
The watchdog timer setting can be changed in the PLC RAS setting of PLC parameter.
200ms is set by default.
The setting range is 10 to 2000ms (unit: 10ms).
(b) Reset
The CPU module resets the watchdog timer during END processing.
• The watchdog timer does not time up when the CPU module operates normally and the END/FEND
instruction is executed within the setting value of watchdog timer.
• The watchdog timer times up when the scan time of the sequence program is extended and the END/
FEND instruction could not be executed within the setting value of watchdog timer due to the hardware
failure of the CPU module or execution of an interrupt program/fixed scan execution type program.
(3)
When the watchdog timer times up
A "WDT ERROR" is detected and the following status occurs:
1) The CPU module turns off all outputs.
2) The RUN LED on the front of the CPU module turns off and the ERR. LED starts flashing.
3) SM1 turns on and the error codes 5000 and 5001 are stored in SD0.
(4)
Precautions
(a) Watchdog timer error
An error is observed within the range of 0 to 10ms.
Set a watchdog timer while considering such an error.
(WDT)
CHAPTER6 FUNCTIONS
6 - 95
1
2
3
4
5
6
7
8

Advertisement

Table of Contents
loading

Table of Contents