Mitsubishi Electric melsec q00ujcpu User Manual page 511

Programmable controller
Hide thumbs Also See for melsec q00ujcpu:
Table of Contents

Advertisement

Number
Name
Meaning
Number of
SD254
modules installed
SD255
SD256
SD257
SD258
MELSECNET/
10.
MELSECNET/H
SD259
information
SD260
Information from
to
2nd module
SD264
SD265
Information from
to
3rd module
SD269
SD270
Information from
to
4th module
SD274
Error detection
SD280
CC-Link error
status
*10: The Universal model QCPU except the Q00UJCPU, Q00UCPU, and Q01UCPU.
*11: The Universal model QCPU except the Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU.
12 - 45
Table12.20 Special register
• Indicates the number of mounted MELSECNET/10 modules or
MELSECNET/H modules.
• Indicates I/O number of mounted MELSECNET/10 module or
I/O No.
MELSECNET/H module
Network
• Indicates network No. of mounted MELSECNET/10 module or
No.
MELSECNET/H module
Group
• Indicates group No. of mounted MELSECNET/10 module or
number
MELSECNET/H module
Station
• Indicates station No. of mounted MELSECNET/10 module or
No.
MELSECNET/H module
Standby
• In the case of standby stations, the module number of the standby
informa-
station is stored. (1 to 4)
tion
• Configuration is identical to that for the first module.
• Configuration is identical to that for the first module.
• Configuration is identical to that for the first module.
1) When Xn0 of the mounted CC-Link module turns ON, the bit of the
corresponding station turns to 1 (ON).
2) When either Xn1 or XnF of the mounted CC-Link module turns OFF, the
bit of the corresponding station turns to 1 (ON).
3) Turns to 1 (ON) when communication between the mounted CC-Link
module and CPU module cannot be made.
Information
of 3)
b15
to
b12
b11
to
Empty
The above module Nos. n are in order of the head I/O numbers.
(However, the one where parameter setting has not been made is not
counted.)
Explanation
Information
Information
of 2)
of 1)
b8
b7
b3
b0
to
b4
to
1st
module
2nd
module
3rd
module
4th
module
Corres-
ponding
Set by
Corresponding
ACPU
(When Set)
D9
S (Initial)
New
QnPRH
QnPRH
S (Error)
New
QnPRH
CPU
QCPU
Qn(H)
QnPH
*10
QnU
Qn(H)
QnPH
*11
QnU
Qn(H)
QnPH

Advertisement

Table of Contents
loading

Table of Contents