NEC PD17062 Datasheet page 128

Mos integrated circuit 4-bit single-chip microcontroller containing pll frequency synthesizer and image display controller
Table of Contents

Advertisement

Fig. 11-8 Example of Using Multiple Level-3 Interrupts
Undefined
Undefined
Main routine
MAIN
BANK0
CLR1 IXE
A
A
To interrupt A, be sure to set a lower priority than interrupts B and C. Fix the bank register and index enable
flag (BANK0 and IXE = 0 in this example) in the main routine that permits interrupt A. This processing enables
the use of RET instructions for multiple interrupts of three levels after specifying the bank register and index
enable flag of the main routine.
If the bank register and index enable flag at interrupt A are exactly the same as those of the main routine,
the RETI instruction can be used. However, because the operation of the 17K series emulator differs as shown
in Fig. 11-9, the RETI instruction cannot be used for debugging.
128
MAIN
Undefined
Interrupt A
Interrupt B
A
DI
BANK0
CLR1 IXE
EI
RET
A
A
A
MAIN
Interrupt C
B
RETI
A
A
PD17062
B
A
C
RETI
B
A

Advertisement

Table of Contents
loading

Table of Contents