Panasonic MN10285K User Manual page 52

Panax series microcomputer
Table of Contents

Advertisement

Interrupts
Interrupt Control Registers
MN102H75K/F75K/85K/F85K LSI User Manual
IQ2ICL: External Interrupt 2 Interrupt Control Register (Low)
Bit:
7
6
5
4
IQ2IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
IQ2ICL requests and verifies interrupt requests for external interrupt 2. It
is an 8-bit access register. Use the MOVB instruction to access it.
IQ2IR: External interrupt 2 interrupt request flag
0: No interrupt requested
1: Interrupt requested
IQ2ID: External interrupt 2 interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
IQ2ICH: External Interrupt 2 Interrupt Control Register (High)
Bit:
7
6
5
4
IQ2LV2 IQ2LV1 IQ2LV0
Reset:
0
0
0
0
R/W:
R
R/W
R/W
R/W
IQ2ICH sets the priority level for and enables external interrupt 2. It is an
8-bit access register. Use the MOVB instruction to access it.
IQ2LV[2:0]: External interrupt 2 interrupt priority level
Sets the priority from 0 to 6.
IQ2IE: External interrupt 2 interrupt enable flag
0: Disable
1: Enable
IQ3ICL: External Interrupt 3 Interrupt Control Register (Low)
Bit:
7
6
5
4
IQ3IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
IQ3ICL requests and verifies interrupt requests for external interrupt 3. It
is an 8-bit access register. Use the MOVB instruction to access it.
IQ3IR: External interrupt 3 interrupt request flag
0: No interrupt requested
1: Interrupt requested
IQ3ID: External interrupt 3 interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
51
Panasonic
3
2
1
0
IQ2ID
0
0
0
0
R
R
R
R
3
2
1
0
IQ2IE
0
0
0
0
R
R
R
R/W
3
2
1
0
IQ3ID
0
0
0
0
R
R
R
R
Panasonic Semiconductor Development Company
x'00FC50'
x'00FC51'
x'00FC52'

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn102f75kMn102f85kMn102h75kMn102h85k

Table of Contents