Panasonic MN10285K User Manual page 51

Panax series microcomputer
Table of Contents

Advertisement

Panasonic Semiconductor Development Company
IQ0ICH: External Interrupt 0 Interrupt Control Register (High)
Bit:
7
6
5
4
IQ0LV2 IQ0LV1 IQ0LV0
Reset:
0
0
0
0
R/W:
R
R/W
R/W
R/W
IQ0ICH sets the priority level for and enables external interrupt 0. It is an
8-bit access register. Use the MOVB instruction to access it.
IQ0LV[2:0]: External interrupt 0 interrupt priority level
Sets the priority from 0 to 6.
IQ0IE: External interrupt 0 interrupt enable flag
0: Disable
1: Enable
IQ1ICL: External Interrupt 1 Interrupt Control Register (Low)
Bit:
7
6
5
4
IQ1IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
IQ1ICL requests and verifies interrupt requests for external interrupt 1. It
is an 8-bit access register. Use the MOVB instruction to access it.
IQ1IR: External interrupt 1 interrupt request flag
0: No interrupt requested
1: Interrupt requested
IQ1ID: External interrupt 1 interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
IQ1ICH: External Interrupt 1 Interrupt Control Register (High)
Bit:
7
6
5
4
Reset:
0
0
0
0
R/W:
R
R
R
R
IQ1ICH enables external interrupt 1. It is an 8-bit access register. Use the
MOVB instruction to access it.
The priority level for external interrupt 1 is written to the IQ0LV[2:0] field
of the IQ0ICH register.
IQ1IE: External interrupt 1 interrupt enable flag
0: Disable
1: Enable
50
Panasonic
Interrupt Control Registers
3
2
1
0
IQ0IE
0
0
0
0
R
R
R
R/W
3
2
1
0
IQ1ID
0
0
0
0
R
R
R
R
3
2
1
0
IQ1IE
0
0
0
0
R
R
R
R/W
MN102H75K/F75K/85K/F85K LSI User Manual
Interrupts
x'00FC49'
x'00FC4A'
x'00FC4B'

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn102f75kMn102f85kMn102h75kMn102h85k

Table of Contents