Panasonic MN10285K User Manual page 71

Panax series microcomputer
Table of Contents

Advertisement

Panasonic Semiconductor Development Company
SCT1ICH: Serial 1 Transmission End Interrupt Control Register (High) x'00FC99'
Bit:
7
6
5
4
SCT1
SCT1
SCT1
LV2
LV1
LV0
Reset:
0
0
0
0
R/W:
R
R/W
R/W
R/W
SCT1ICH sets the priority level for and enables serial 1 transmission end
interrupts. It is an 8-bit access register. Use the MOVB instruction to
access it.
SCT1LV[2:0]: Serial 1 transmission end interrupt priority level
Sets the priority from 0 to 6.
SCT1IE: Serial 1 transmission end interrupt enable flag
0: Disable
1: Enable
SCR1ICL: Serial 1 Reception End Interrupt Control Register (Low)
Bit:
7
6
5
4
SCR1
IR
Reset:
0
0
0
0
R/W:
R
R
R
R/W
SCR1ICL detects and requests serial 1 reception end interrupts. It is an 8-
bit access register. Use the MOVB instruction to access it.
SCT1IR: Serial 1 reception end interrupt request flag
0: No interrupt requested
1: Interrupt requested
SCT1ID: Serial 1 reception end interrupt detect flag
0: Interrupt undetected
1: Interrupt detected
SCR1ICH: Serial 1 Reception End Interrupt Control Register (High)
Bit:
7
6
5
4
Reset:
0
0
0
0
R/W:
R
R
R
R
SCR1ICH enables serial 1 reception end interrupts. It is an 8-bit access
register. Use the MOVB instruction to access it.
The priority level for serial 1 reception end interrupts is written to the
SCT1LV[2:0] field of the SCT1ICH register.
SCR1IE: Serial 1 reception end interrupt enable flag
0: Disable
1: Enable
70
Panasonic
Interrupt Control Registers
3
2
1
0
SCT1
IE
0
0
0
0
R
R
R
R/W
3
2
1
0
SCR1
ID
0
0
0
0
R
R
R
R
3
2
1
0
SCR1
IE
0
0
0
0
R
R
R
R/W
MN102H75K/F75K/85K/F85K LSI User Manual
Interrupts
x'00FC9A'
x'00FC9B'

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mn102f75kMn102f85kMn102h75kMn102h85k

Table of Contents