Dell EMC PowerEdge XE7440 Installation And Service Manual page 29

Table of Contents

Advertisement

Option
Description
Adjacent Cache
Optimizes the system for applications that need high utilization of sequential memory access. This option
Line Prefetch
is set to Enabled by default. You can disable this option for applications that need high utilization of
random memory access.
Hardware
Enables or disables the hardware prefetcher. This option is set to Enabled by default.
Prefetcher
Software
Enables or disables the software prefetcher. This option is set to Enabled by default.
Prefetcher
DCU Streamer
Enables or disables the Data Cache Unit (DCU) streamer prefetcher. This option is set to Enabled by
Prefetcher
default.
DCU IP
Enables or disables the Data Cache Unit (DCU) IP prefetcher. This option is set to Enabled by default.
Prefetcher
Sub NUMA
Sub NUMA Clustering (SNC) is a feature for breaking up the LLC into disjoint clusters based on address
Cluster
range, with each cluster bound to a subset of the memory controllers in the system. It improves average
latency to the LLC. Enables or disables the Sub NUMA Cluster. This option is set to Disabled by default.
UPI Prefetch
Enables you to get the memory that is read started early on DDR bus. The Ultra Path Interconnect (UPI)
Rx path will spawn the speculative memory that is read to Integrated Memory Controller (iMC) directly.
This option is set to Enabled by default.
LLC Prefetch
Enables or disables the LLC Prefetch on all threads. This option is set to Disabled by default.
Dead Line LLC
Enables or disables the Dead Line LLC Alloc. This option is set to Enabled by default. You can enable this
Alloc
option to enter the dead lines in LLC or disable the option to not enter the dead lines in LLC.
Directory AtoS
Enables or disables the Directory AtoS. AtoS optimization reduces remote read latencies for repeat read
accesses without intervening writes. This option is set to Disabled by default.
Logical
Enables you to improve the energy efficiency of a system. It uses the operating system core parking
Processor Idling
algorithm and parks some of the logical processors in the system which in turn allows the corresponding
processor cores to transition into a lower power idle state. This option can only be enabled if the
operating system supports it. It is set to Disabled by default.
Configurable TDP Enables you to configure the TDP level. The available options are Nominal, Level 1, and Level 2. This
option is set to Nominal by default.
SST-
Enables you to reconfigure the processor using Speed Select Technology.
Performance
Profile
Number of Cores
Controls the number of enabled cores in each processor. This option is set to All by default.
per Processor
Processor Core
Specifies the maximum core frequency of the processor.
Speed
Processor n
The following settings are displayed for each processor that is installed in the system:
Option
Family-Model-
Stepping
Brand
Level 2 Cache
Level 3 Cache
Number of Cores Specifies the number of cores per processor.
Maximum
Memory Capacity
NOTE:
This option is only available on certain stock keeping units (SKUs) of the processors.
NOTE:
Depending on the number of processors, there might be up to processors listed.
Description
Specifies the family, model, and stepping of the processor as defined by Intel.
Specifies the brand name.
Specifies the total L2 cache.
Specifies the total L3 cache.
Specifies the maximum memory capacity per processor.
Pre-operating system management applications
29

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents