Interrupt Mask Levels; Interrupt Mask Bits After An Interrupt Is Accepted - Hitachi H8/500 Series Hardware Manual

Table of Contents

Advertisement

Table 3-1 Interrupt Mask Levels
Mask
Priority
Level
High
7
6
5
4
3
2
1
Low
0
Table 3-2 Interrupt Mask Bits after an Interrupt is Accepted
Level of Interrupt Accepted
NMI (8)
7
6
5
4
3
2
1
Downloaded from
Elcodis.com
electronic components distributor
Mask Bits
I2
I1
I0
Interrupts Accepted
1
1
1
NMI
1
1
0
Level 7 and NMI
1
0
1
Levels 6 to 7 and NMI
1
0
0
Levels 5 to 7 and NMI
0
1
1
Levels 4 to 7 and NMI
0
1
0
Levels 3 to 7 and NMI
0
0
1
Levels 2 to 7 and NMI
0
0
0
Levels 1 to 7 and NMI
I2
1
1
1
1
1
0
0
0
I1
I0
1
1
1
1
1
0
0
1
0
0
1
1
1
0
0
1
36

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8/532

Table of Contents