Xilinx EZTag User Manual page 3

Table of Contents

Advertisement

EZTag User Guide
R
, XACT, XC2064, XC3090, XC4005, and XC-DS501 are registered trademarks of Xilinx. All XC-prefix
product designations, FastFLASH, FastCONNECT, EZTag, XACT-Floorplanner, XACT-Performance, XAPP,
XAM, X-BLOX, X-BLOX plus, XChecker, XDM, XDS, XEPLD, XPP, XSI, BITA, Configurable Logic Cell, CLC, Dual
Block, FastCLK, HardWire, LCA, Logic Cell, LogicProfessor, MicroVia, PLUSASM, SMARTswitch, UIM,
VectorMaze, VersaBlock, VersaRing, and ZERO+ are trademarks of Xilinx. The Programmable Logic Company
and The Programmable Gate Array Company are service marks of Xilinx.
IBM is a registered trademark and PC/AT, PC/XT, PS/2 and Micro Channel are trademarks of International Business
Machines Corporation. DASH, Data I/O and FutureNet are registered trademarks and ABEL, ABEL-HDL and ABEL-
PLA are trademarks of Data I/O Corporation. SimuCad and Silos are registered trademarks and P-Silos and P/C-
Silos are trademarks of SimuCad Corporation. Microsoft is a registered trademark and MS-DOS is a trademark of
Microsoft Corporation. Centronics is a registered trademark of Centronics Data Computer Corporation. PAL and
PALASM are registered trademarks of Advanced Micro Devices, Inc. UNIX is a trademark of AT&T Technologies,
Inc. CUPL, PROLINK, and MAKEPRG are trademarks of Logical Devices, Inc. Apollo and AEGIS are registered
trademarks of Hewlett-Packard Corporation. Mentor and IDEA are registered trademarks and NETED, Design
Architect, QuickSim, QuickSim II, and EXPAND are trademarks of Mentor Graphics, Inc. Sun is a registered
trademark of Sun Microsystems, Inc. SCHEMA II+ and SCHEMA III are trademarks of Omation Corporation. OrCAD
is a registered trademark of OrCAD Systems Corporation. Viewlogic, Viewsim, and Viewdraw are registered
trademarks of Viewlogic Systems, Inc. CASE Technology is a trademark of CASE Technology, a division of the
Teradyne Electronic Design Automation Group. DECstation is a trademark of Digital Equipment Corporation.
Synopsys is a registered trademark of Synopsys, Inc. Verilog is a registered trademark of Cadence Design Systems,
Inc.
Xilinx does not assume any liability arising out of the application or use of any product described or shown herein;
nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx
reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply
the best product possible. Xilinx will not assume responsibility for the use of any circuitry described herein other
than circuitry entirely embodied in its products. Xilinx devices and products are protected under one or more of
the following U.S. Patents: 4,642,487; 4,695,740; 4,706,216; 4,713,557; 4,746,822; 4,750,155; 4,758,985;
4,820,937; 4,821,233; 4,835,418; 4,853,626; 4,855,619; 4,855,669; 4,902,910; 4,940,909; 4,967,107; 5,012,135;
5,023,606; 5,028,821; 5,047,710; 5,068,603; 5,140,193; 5,148,390; 5,155,432; 5,166,858; 5,224,056; 5,243,238;
5,245,277; 5,267,187; 5,291,079; 5,295,090; 5,302,866; 5,319,252; 5,319,254; 5,321,704; 5,329,174; 5,329,181;
5,331,220; 5,331,226; 5,332,929; 5,337,255; 5,343,406; 5,349,248; 5,349,249; 5,349,250; 5,349,691; 5,357,153;
5,360,747; 5,361,229; 5,362,999; 5,365,125; 5,367,207; 5,386,154; 5,394,104; 5,399,924; 5,399,925; 5,410,189;
5,410,194; 5,414,377; RE 34,363, RE 34,444, and RE 34,808. Other U.S. and foreign patents pending. Xilinx, Inc.
does not represent that devices shown or products described herein are free from patent infringement or from any
other third party right. Xilinx assumes no obligation to correct any errors contained herein or to advise any user of
this text of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of
any engineering or software support or assistance provided to a user.
Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in
such applications without the written consent of the appropriate Xilinx officer is prohibited.
Xilinx Development System

Advertisement

Table of Contents
loading

Table of Contents