Xilinx Zynq UltraScale+ ZCU208 User Manual page 89

Hide thumbs Also See for Zynq UltraScale+ ZCU208:
Table of Contents

Advertisement

Appendix C: HW-XM650/655 Balun Daughter Cards for Gen 3 RFSoC EVM
Figure 42: High ADCIO and DACIO Digital I/O Header Pins
UG1410 (v1.0) July 8, 2020
www.xilinx.com
Send Feedback
ZCU208 Board User Guide
89

Advertisement

Table of Contents
loading

Table of Contents