Xilinx Zynq UltraScale+ ZCU208 User Manual page 17

Hide thumbs Also See for Zynq UltraScale+ ZCU208:
Table of Contents

Advertisement

Jumpers
The following table lists the default jumper settings.
Table 3: Default Jumper Settings
Reference
Callout
Design
1
J1
J2
2
J3
J4
J15
3
J16
J17
J19
4
J20
5
J22
UG1410 (v1.0) July 8, 2020
ZCU208 Board User Guide
Function
POR_OVERRIDE
1-2: Enable
2-3: Disable
SYSMON I2C Address
OFF: SYSMON_VP_R floating
ON: SYSMON_VP_P pulled down
SYSMON I2C Address
OFF: SYSMON_VN_R floating
ON: SYSMON_VP_N pulled down
SYSMON VREFP
1-2: 1.25V VREFP connected to fpga
2-3: VREFP connected to GND
Reset Sequencer PS_POR_B
OFF: Sequencer does not control PS_POR_B
ON: Sequencer can control PS_POR_B
Reset Sequencer PS_SRST_B
OFF: Sequencer does not control PS_SRST_B
ON: Sequencer can control PS_SRST_B
Reset Sequencer inhibit
OFF: Sequencer normal operation
ON: Sequencer inhibit (resets will stay asserted)
ULPI USB3320 U6 ULPIO_VBUS_SEL option jumper
ON: Selects U17 MIC2544A switch 5V for VBUS
OFF: Normal operation, VBUS from J18 USB3.0 conn.
USB 3.0 Connector J18 Shield connection options
1-2: J20 shield capacitor C171 to GND
2-3: J20 shield directly to GND
SD3.0 U107 IP4856CX25 level-trans. ref. voltage select
1-2: Track SD3.0 J12 socket UTIL_3V3 3.3V
2-3: GND = revert to internal voltage reference
Chapter 2: Board Setup and Configuration
Default
2-3
ON
ON
1-2
ON
ON
OFF
OFF
2-3
1-2
Send Feedback
Schematic
Page
3
3
3
3
12
12
12
22
22
26
www.xilinx.com
17

Advertisement

Table of Contents
loading

Table of Contents