Xilinx Zynq UltraScale+ ZCU208 User Manual page 46

User applications can change the output frequency of each SI570 within the range of 10 MHz to
810 MHz through the I2C1 bus interface. Power cycling the ZCU208 board reverts user clocks to
their default settings.
These oscillators can also be reprogrammed from MSP430 system controller U38 (see TI
MSP430 System Controller on the
information and the ZCU208 website for the ZCU208 System Controller GUI Tutorial (XTP_TBD).
DDR4 memory interface C0 (U47) and C1 (U130) SI570:
• Programmable oscillator: Silicon Labs Si570BAB001614DG (10 MHz-810 MHz, 300 MHz
default)
• I2C 0x5D
• LVDS differential output
• Total stability: 61.5 ppm
GTY SI570:
• Programmable oscillator: Silicon Labs Si570BAB000544DG (10 MHz-810 MHz, 156.250 MHz
default)
• I2C 0x5D
• LVDS differential output
• Total stability: 61.5 ppm
The SI5341B and SI570 data sheets can be found on the
User SMA MGT Clock
[Figure 2, callout 34]
The ZCU208 board provides a pair of SMAs (J6, J7) for differential AC coupled user MGT clock
input into Zynq UltraScale+ RFSoC U1 GTY Bank 130. This differential signal pair is series-
capacitor coupled. The P-side SMA J6 signal USER_SMA_MGT_CLOCK_P is connected to U1
MGTREFCLK1P pin M34, and the N-side SMA J7 signal USER_SMA_MGT_CLOCK_N is
connected to U1 MGTREFCLK1N pin M35. The user SMA MGT clock differential signal
amplitude must not exceed -0.5V (Min) to 1.30V (Max).
The detailed RFSoC connections for the feature described in this section are documented in the
ZCU208 board XDC file, referenced in
zSFP/zSFP+ Module Connectors
[Figure 2, callout 15]
UG1410 (v1.0) July 8, 2020
ZCU208 Board User Guide
Chapter 3: Board Component Descriptions
Texas Instruments website for more system controller
Silicon Labs
Appendix B: Xilinx Design
website.
Constraints.
www.xilinx.com
Send Feedback
46