Mitsubishi Melsec-Q Series User Manual page 411

Hide thumbs Also See for Melsec-Q Series:
Table of Contents

Advertisement

Error
Code
Error Contents and Cause
(SD0)
[OPERATION ERROR]
With high speed interrupt setting PR, PRC,
UDCNT1, UDCNT2, PLSY or PWM instruction is
executed.
4109
■Collateral information
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
[OPERATION ERROR]
An attempt was made to perform write/read to/from
the CPU shared memory write/read disable area of
the host station CPU module with the instruction.
4111
■Collateral information
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
[OPERATION ERROR]
The CPU module that cannot be specified with the
multiple CPU dedicated instruction was specified.
■Collateral information
4112
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
[OPERATION ERROR]
• When the SP.DEVST instruction is executed, the
number of writing to the standard ROM of the day
exceeds the value specified by SD695.
• The value outside the specified range is set to
4113
SD695.
■Collateral information
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
[OPERATION ERROR]
Since the manual system switching enable flag
(special register SM1592) is OFF, manual system
switching cannot be executed by the control system
switching instruction (SP. CONTSW).
4120
■Collateral information
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
[OPERATION ERROR]
• In the separate mode, the control system switch-
ing instruction (SP. CONTSW) was executed in
the standby system CPU module.
• In the debug mode, the control system switching
4121
instruction (SP. CONTSW) was executed.
■Collateral information
• Common Information:Program error location
• Individual Information:–
■Diagnostic Timing
• When instruction executed
*1
CPU operation can be set in the parameters at error occurrence. (LED indication varies.)
*2
The function version is B or later.
*3
The module whose first 5 digits of serial No. is "04012" or later.
*10
The Universal model QCPU except the Q00UJCPU.
Corrective Action
Delete the high-speed interrupt setting.
When using high-speed interrupt, delete the PR,
PRC, UDCNT1, UDCNT2, PLSY and PWM instruc-
tions.
Read the common information of the error using
GX Developer, and check and correct the error step
corresponding to that value (program error loca-
tion).
• Check that the number of execution of the
SP.DEVST instruction is proper.
• Execute the SP.DEVST instruction again the fol-
lowing day or later day. Or, arrange the value of
SD695.
• Correct the value of SD695 so that it does not
exceed the range.
To execute control system switching by the SP.
CONTSW instruction, turn ON the manual system
switching enable flag (special register SM1592).
• Reexamine the interlock signal for the SP.
CONTSW instruction, and make sure that the SP.
CONTSW instruction is executed in the control
system only. (Since the SP. CONTSW instruction
cannot be executed in the standby system, it is
recommended to provide an interlock using the
operation mode signal or like.)
• As the SP. CONTSW instruction cannot be exe-
cuted in the debug mode, reexamine the inter-
lock signal related to the operation mode.
CHAPTER12 TROUBLESHOOTING
LED Status
Corresponding
CPU Status
CPU
*3
Qn(H)
RUN:
Off/On
ERR.:
Flicker/On
*2
Q00/Q01
QnU
CPU Status:
Stop/
*1
Continue
*2
Q00/Q01
*10
QnU
RUN:
Off/On
ERR.:
Flicker/On
QnU
CPU Status:
Stop/Continue
RUN:
Off/On
ERR.:
Flicker/On
QnPRH
CPU Status:
Stop/
*1
Continue
RUN:
Off/On
ERR.:
Flicker/On
QnPRH
CPU Status:
Stop/
*1
Continue
12 - 116
12

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents