Sony CXD2701Q Data Book page 65

Semiconductor ic, digital audio ics
Table of Contents

Advertisement

SONY
(2)
Zero
muting
flag
construction
As shown
in
zero
mute
flag
block
diagram, zero
mute
-flag is
active
by
not only
zero detect
but aiso
MUTE
and
INIT
of
system mute
(SYSM) and
attenuate
mode.
DATAI
o-
MT1
When
signal
soes
'hf, 2ero detect
>s
activated.
MT2
Zero
detection
SYSM
o-
Intamal
MUTE
O-
Intemal INIT
O-
F.GL
a-
=LGR
Zero
mute Hag
block diagram
@
Zero
mute
flag
operation
The
zero
mute
llag
is
active
during the zero detect
cycle.
When
the
SYSM
signal
goes
"H",
the
zero
mute
flag
is
made
active.
When
the
MUTE ON
function
in
Attenuate
mode
is
used, the zero
mute
flag
becomes
active.
LATCH
1
J
Max
1/64F
t
FLGL.
FLGR
X*
ve
I
Zero
mute
flag
output
timing
for
the
MUTE ON
function.
(MUTE
OFF
operates
in
the
same
way.)
INIT re-synchronization
The
zero
mute
flag
is
active during INIT re-synchronization.
When
INIT
is
pulled
"L"
the
zero
mute
(lag
is
active.
Also,
after
INIT
is
raised "H" (zero) the signal
is
held
active
for
approximately
100ms
(Fs=44.1k).
INIT
_r
Internal
INIT
FLGL
FLGR
^C
Active
JCZ
-FT
+
8Fl
<,d<
ll~
+
SFs-
Zero
mute
flag
output timing
for
INIT
re-synchronize cycle
-61
-

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents