Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
Print this page
×
Bookmark added
×
Added to my manuals
Manuals
Brands
Sony Manuals
Semiconductors
CXD2701Q
Data book
Sony CXD2701Q Data Book page 123
Semiconductor ic, digital audio ics
Hide thumbs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
page
of
220
Go
/
220
Contents
Table of Contents
Bookmarks
Table of Contents
Advertisement
SONY,
CXD1 160AP-A0
Microcomputer
interface
There
are
3
input pins
used
for
microcomputer
control.
Those
are
used
to rewrite
in
part or
totally
K-RAM
or
l-RAM
inside
the
iC,
as
well
as
to
execute
the various
settings
of serial
I/O
and
delay
I/O.
.
SDT
40
bit
in
length
of serial
data
per
transfer.
.
SCK
This
serial
clock
transfers
serial
data
to
the
internal
shift
register at
the
rising
edge,
•
XSLD
This gate pulse
{active
low
level)
latches
in
a
lump
the
40
bit
serial
data
input
to
the
shift
register.
At the
same
time
and
with
this
rising
edge
processing
inside
the
IC
is
requested,
*
When
this
IC
is
used
as a
multi
-processor,
all
SDT
pins or
SCK
pins
on
the respective
IC's
may
be
linked.
The
transfer
format
(shown
later
on) timing
system
features
serial
data from
SO
(top
bit)
to
S39
as
shown
in
the
big
below.
SDT
SCK
XSLD
*j-r*td»
l\
W^n
-L_rL_n_)}
-ltlj^
LTV
~L_r
tLwH
Ids
>0
Urn.
MACK
1cl>0
U*l >2ACK
tdtl
MACK
ton
MACK
»
L
=>3ACK
U»h >2(
n
+
DACK-Oi
+
DKCK,
for
£
n-DKCK
<LRCKSnKCK
I
By
applying the
below
conditions
to
XSLD
the
above
Ilwh conditions
can be
prevented
and
the
max.
Transfer
rate of
40 bit/LRCK
realized.
LRCK
__,
__j
r
„
bck
rvruii
jjj-L_n_r
IBL
•f"
TLB
XSLD
Ui->6iACK
i
r
UgM-rAC*
The
setting
contents
transferred
through
this
microcomputer
interface
are
undetermined
inside
the
IC
when
Power
is
ON.
SDT,
SCK
and
XSLD
timing
is
regulated
inside
the IC before
usage.
119-
Table of
Contents
Previous
Page
Next
Page
1
...
122
123
124
125
Show Quick Links
Quick Links:
List of Model Names
Table of Contents
A/D, D/A Converter
Hide quick links:
Permanently
Temporary
Cancel
Advertisement
Chapters
Table of Contents
9
Sony,
136
Table of Contents
Related Products for Sony CXD2701Q
Sony CXD5602
Sony CXS-GT3516F - Fm/am Compact Disc Player
Sony CXS-GT4016F
Sony CXS-GT06HP - Fm/am Compact Disc Player
Sony CX80 - VPL XGA LCD Projector
Sony CX505VE
Sony CX520E
Sony CX690E
Sony CX550VE
Sony CXFD-S03CP
Sony CX-JT7
Sony CX-JS5
Sony Handycam CX260V
Sony Handycam CX580V
Sony Aiwa CX-JS3
Sony Aiwa CX-JD5
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL