Sony CXD2701Q Data Book page 123

Semiconductor ic, digital audio ics
Table of Contents

Advertisement

SONY,
CXD1 160AP-A0
Microcomputer
interface
There
are
3
input pins
used
for
microcomputer
control.
Those
are
used
to rewrite
in
part or
totally
K-RAM
or
l-RAM
inside
the
iC,
as
well
as
to
execute
the various
settings
of serial
I/O
and
delay
I/O.
.
SDT
40
bit
in
length
of serial
data
per
transfer.
.
SCK
This
serial
clock
transfers
serial
data
to
the
internal
shift
register at
the
rising
edge,
XSLD
This gate pulse
{active
low
level)
latches
in
a
lump
the
40
bit
serial
data
input
to
the
shift
register.
At the
same
time
and
with
this
rising
edge
processing
inside
the
IC
is
requested,
*
When
this
IC
is
used
as a
multi
-processor,
all
SDT
pins or
SCK
pins
on
the respective
IC's
may
be
linked.
The
transfer
format
(shown
later
on) timing
system
features
serial
data from
SO
(top
bit)
to
S39
as
shown
in
the
big
below.
SDT
SCK
XSLD
*j-r*td»
l\
W^n
-L_rL_n_)}
-ltlj^
LTV
~L_r
tLwH
Ids
>0
Urn.
MACK
1cl>0
U*l >2ACK
tdtl
MACK
ton
MACK
»
L
=>3ACK
U»h >2(
n
+
DACK-Oi
+
DKCK,
for
£
n-DKCK
<LRCKSnKCK
I
By
applying the
below
conditions
to
XSLD
the
above
Ilwh conditions
can be
prevented
and
the
max.
Transfer
rate of
40 bit/LRCK
realized.
LRCK
__,
__j
r
bck
rvruii
jjj-L_n_r
IBL
•f"
TLB
XSLD
Ui->6iACK
i
r
UgM-rAC*
The
setting
contents
transferred
through
this
microcomputer
interface
are
undetermined
inside
the
IC
when
Power
is
ON.
SDT,
SCK
and
XSLD
timing
is
regulated
inside
the IC before
usage.
119-

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents