Usb Register Definition 16.24. Eoutcnth: Usb0 Out Endpoint Count High; Usb Register Definition 16.23. Eoutcntl: Usb0 Out Endpoint Count Low; Endpoint Control High Byte - Silicon Laboratories C8051F341 Product Manual

Full speed usb flash mcu family
Table of Contents

Advertisement

C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
USB Register Definition 16.22. EOUTCSRH: USB0 OUT Endpoint Control High Byte
R/W
R/W
DBOEN
ISO
Bit7
Bit6
Bit7:
DBOEN: Double-buffer Enable
0: Double-buffering disabled for the selected OUT endpoint.
1: Double-buffering enabled for the selected OUT endpoint.
Bit6:
ISO: Isochronous Transfer Enable
This bit enables/disables isochronous transfers on the current endpoint.
0: Endpoint configured for bulk/interrupt transfers.
1: Endpoint configured for isochronous transfers.
Bits5–0: Unused. Read = 000000b; Write = don't care.

USB Register Definition 16.23. EOUTCNTL: USB0 OUT Endpoint Count Low

R
R
Bit7
Bit6
Bits7–0: EOCL: OUT Endpoint Count Low Byte
EOCL holds the lower 8-bits of the 10-bit number of data bytes in the last received packet in
the current OUT endpoint FIFO. This number is only valid while OPRDY = '1'.

USB Register Definition 16.24. EOUTCNTH: USB0 OUT Endpoint Count High

R
R
-
-
Bit7
Bit6
Bits7–2: Unused. Read = 00000. Write = don't care.
Bits1–0: EOCH: OUT Endpoint Count High Byte
EOCH holds the upper 2-bits of the 10-bit number of data bytes in the last received packet in
the current OUT endpoint FIFO. This number is only valid while OPRDY = '1'.
186
R/W
R/W
R
-
-
-
Bit5
Bit4
Bit3
R
R
R
EOCL
Bit5
Bit4
Bit3
R
R
R
-
-
-
Bit5
Bit4
Bit3
Rev. 1.3
R
R
R
-
-
-
Bit2
Bit1
Bit0
R
R
R
Bit2
Bit1
Bit0
R
R
R
-
E0CH
Bit2
Bit1
Bit0
Reset Value
00000000
USB Address:
0x15
Reset Value
00000000
USB Address:
0x16
Reset Value
00000000
USB Address:
0x17

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the C8051F341 and is the answer not in the manual?

Questions and answers

Table of Contents