Figure 20.10. Spi Slave Timing (Ckpha = 0); Figure 20.11. Spi Slave Timing (Ckpha = 1) - Silicon Laboratories C8051F341 Product Manual

Full speed usb flash mcu family
Table of Contents

Advertisement

C8051F340/1/2/3/4/5/6/7/8/9/A/B/C/D
NSS
T
SE
SCK*
T
CKH
MOSI
T
SEZ
MISO
* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 20.10. SPI Slave Timing (CKPHA = 0)

NSS
T
SE
SCK*
T
CKH
T
SIS
MOSI
T
T
SOH
SEZ
MISO
* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

Figure 20.11. SPI Slave Timing (CKPHA = 1)

T
CKL
T
T
SIS
SIH
T
SOH
T
CKL
T
SIH
Rev. 1.3
T
SD
T
SDZ
T
SD
T
T
SLH
SDZ
233

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the C8051F341 and is the answer not in the manual?

Questions and answers

Table of Contents