Analog Devices ADSP-21367 Manual page 31

Sharc processors
Hide thumbs Also See for ADSP-21367:
Table of Contents

Advertisement

Shared Memory Bus Request
Use these specifications for passing bus mastership between
ADSP-21368 processors (BRx).
Table 28. Multiprocessor Bus Request
Parameter
Timing Requirements
t
BRx, Setup Before CLKIN High
SBRI
t
BRx, Hold After CLKIN High
HBRI
Switching Characteristics
t
BRx Delay After CLKIN High
DBRO
t
BRx Hold After CLKIN High
HBRO
CLKIN
BR
(OUT)
X
BR
(IN)
X
ADSP-21367/ADSP-21368/ADSP-21369
t
DBRO
t
HBRO
Figure 21. Shared Memory Bus Request
Rev. D | Page 31 of 56 | November 2008
Min
Max
9
0.5
9
1.0
t
t
SBRI
HBRI
Unit
ns
ns
ns
ns

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADSP-21367 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Adsp-21368Adsp-21369

Table of Contents