Dip Switch Configuration; Dip Switch Sw1 Functionality; Dip Switch Sw1 - Kontron CP3002 User Manual

3u compactpci processor board based on the intel core i7 processor with the intel qm57 chipset
Table of Contents

Advertisement

CP3002
4.
Configuration
4.1

DIP Switch Configuration

The DIP switch consists of four switches for board configuration: switch 1 for POST code indica-
tion on LED0..3, switch 2 for the SPI boot flash configuration, switch 3 for reset configuration, and
switch 4 for the uEFI BIOS configuration.
Figure 4-1: DIP Switch SW1
The following table indicates the functionality of the four switches integrated in the DIP switch.
Table 4-1:

DIP Switch SW1 Functionality

SWITCH
1
OFF
ON
2
OFF
ON
3
OFF
ON
4
OFF
ON
The default setting is indicated by using italic bold.
ID 1042-9252, Rev. 2.0
SETTING
Boot-up with POST code indication on LED0..3
Boot-up with no POST code indication on LED0..3
Boot from the default SPI boot flash
Boot from the alternative SPI boot flash
Edge-sensitive reset configuration (QM57 reset implementation)
Level-sensitive reset configuration (FPGA PGOOD logic to QM57)
Boot using the currently saved uEFI BIOS settings
Clear the uEFI BIOS settings and use the default values
Configuration
FUNCTIONALITY
Page 4 - 3

Advertisement

Table of Contents
loading

Table of Contents