Appendix 1.1 Cpu Module - Mitsubishi Q01CPU User Manual

Melsec-q series, qcpu
Hide thumbs Also See for Q01CPU:
Table of Contents

Advertisement

12
TROUBLESHOOTING
Number
Name
Meaning
b0 to b14:
0: Do not
refresh
1: Refresh
Refresh
b15 bit
processing
0: Communication
selection when
SD778
with CPU
the COM
module is
instruction is
executed
executed
1: Communication
withCPU
module is
nonexecuted
*9: Function version is B or later.
*11: The module whose first 5 digits of serial No. is 04012 or later.
*12: The module whose first 5 digits of serial No. is 07032 or later.
*13: The module whose first 5 digits of serial No. is 09012 or later.
12
- 336
12.8 Special Register List
Table12.51 Special register
Explanation
• Selects whether or not the data is refreshed when the COM instruction is
executed.
• Designation of SD778 is made valid when SM775 turns ON.
b15
b14
to
b5
b4
b3
0
SD778
0/1
0/1 0/1 0/1
• Refresh between multiple CPUs by COM instruction is performed under
the following occasion.
Receiving operation from other device: b4 of SD778(refresh in the CPU
shared memory) is turned to 1.
Sending operation from host CPU : b15 of SD778(communication with
peripheral device is executed/nonexecuted) is turned to 0.
• Selects whether or not the data is refreshed when the COM instruction is
executed.
• Designation of SD778 is made valid when SM775 turns ON.
b15
b14
to
b6
b5
b4
b3
0/1
0
0/1
0/1
0/1 0/1
SD778
• Refresh between multiple CPUs by COM instruction is performed under
the following occasion.
Receiving operation from other device: b4 of SD778(refresh in the CPU
shared memory) is turned to 1.
Sending operation from host CPU : b15 of SD778(communication with
peripheral device is executed/nonexecuted) is turned to 0.
• When b2 (refresh of the MELSECNET/G and MELSECNET/H) of SD778
is 1, the MELSECNET/G and MELSECNET/H perform refresh.
Therefore, if there are many refresh points, processing time for the COM
instruction will be extended.
(When Set)
b2
b1
b0
0/1
0/1
I/O refresh
CC-Link refresh
MELSECNET/H
refresh
Automatic refresh of
intelligent function
modules
Automatic refresh of
CPU shared memory
(Fixed to "0" for
Redundant CPU)
Execution/non-
execution of
communication with
CPU module
b2
b1
b0
0/1
0/1
I/O refresh
CC-Link refresh
MELSECNET/G or
MELSECNET/H
Automatic refresh of
intelligent function
modules
Reading input/output
from group outside
multiple CPU system
Auto refresh using the
multiple CPU high speed
transmission area of
multiple CPU system
Execution/non-
execution of
communication with
CPU module
Corres-
ponding
Set by
Corresponding
ACPU
CPU
D9
Q00J/Q00/Q01
Qn(H)
U
New
QnPH
QnPRH
U
New
Qn(H)
*9
*11
*12
*13

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents