Teledyne LeCroy
Figure 2.23: Timing Violation Trigger Values for Low Power States - DDR4
Timing Violation Trigger Values for Initialization Commands ‐ DDR3
Timing Violation Trigger Values for Initialization Commands ‐ DDR4
56
Recording Options Setup
K ibra DDR Protocol Analyzer User Manual