Table of Contents
Advertisement
Mnemonic
Operand
Note 1
A, #n 4
XA, #n 8
HL, #n 8
A, @HL
MOV
@HL, A
A, mem
XA, mem
mem, A
mem, XA
A, @HL
A, mem
XCH
XA, mem
A, reg1
MOVT
XA, @PCXA
A, #n 4
ADDS
A, @HL
ADDC
A, @HL
AND
A. @HL
OR
A, @HL
XOR
A, @HL
RORC
A
NOT
A
reg
INCS
mem
DECS
reg
reg, #n 4
SKE
A, @HL
SET 1
CY
CLR 1
CY
SKT
CY
NOT 1
CY
Note
1. Instruction Group
2. Accumulator operation instructions
3. Increment/decrement instructions
4. Compare instructions
CHAPTER 9. INSTRUCTION SET
Machine
Operation
Bytes
Cycle
1
1
A
n 4
2
2
XA
n 8
2
2
HL
n 8
1
1
A
(HL)
1
1
(HL)
A
2
2
A
(mem)
2
2
XA
(mem)
2
2
(mem)
A
2
2
(mem)
XA
1
1
A
(HL)
2
2
A
(mem)
2
2
XA
(mem)
1
1
A
reg1
1
3
XA
(PC
10 – 8
1
1 + S
A
A + n 4
1
1 + S
A
A + (HL)
1
1
A, CY
A + (HL) + CY
1
1
A
A
(HL)
1
1
A
A
(HL)
1
1
A
A
(HL)
1
1
CY
A
, A
0
3
2
2
A
A
1
1 + S
reg
reg + 1
2
2 + S
(mem)
(mem) + 1
1
1 + S
reg
reg – 1
2
2 + S
Skip if reg = n 4
1
1 + S
Skip if A = (HL)
1
1
CY
1
1
1
CY
0
1
1 + S
Skip if CY = 1
1
1
CY
CY
Addressing
Area
*1
*1
*2
*2
*2
*2
*1
*2
*2
+ XA)
ROM
*1
*1
*1
*1
*1
CY, A
A
n–1
n
*2
*1
Skip
Condition
Stack A
Stack A
Stack B
carry
carry
reg = 0
(mem) = 0
reg = FH
reg = n4
A = (HL)
CY = 1
153
Advertisement
Table of Contents
