Samsung S3F80JB User Manual page 344

8-bit cmos microcontrollers
Table of Contents

Advertisement

S3F80JB
Important Note
2.2 FOR NORMAL OPERATING MODE
The S3F80JB/9 is needed to nRESET pin = "1(VDD)" & TEST pin = "0(GND)"
P1.4~1.7
When nRESET pin = "1(VDD)" & TEST pin = "0(GND)"
In the Figure 2, because TEST signal is low(Logic level 0), "outdis" and "data" signal is same to MUX "0" signal.
So, in normal operation, port1.7 doesn't occurred to toggling phenomenon because of SDAT changing
Timing Diagram of Figure1, Figure2
2

Advertisement

Table of Contents
loading

Table of Contents