Samsung S3F80JB User Manual page 321

8-bit cmos microcontrollers
Table of Contents

Advertisement

ELECTRICAL DATA (8MHz)
V
DD
Execution of
STOP Instrction
EXT INT
Figure 18-7. Stop Mode Release Timing When Initiated by an External Interrupt
V
DD
Execution of
STOP Instrction
nRESET
NOTE:
Figure 18-8. Stop Mode Release Timing When Initiated by a Reset
18-8
Stop Mode
Data Retention Mode
V
Stop Mode
t
is the same as 4096 x 16 x 1/f
WAIT
DDDR
0.2V
DD
Reset
Occur
0.85V
0.2V
DD
.
OSC
Idle Mode
(Basic Timer Active)
Normal Operating Mode
0.8V
DD
t
WAIT
Oscillation Stabilization Time
Normal
Operating
Mode
DD
t
WAIT
S3F80JB

Advertisement

Table of Contents
loading

Table of Contents